E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	SMBus (2-Wire/I ² C), SPI, UART/USART
Peripherals	Cap Sense, POR, PWM, WDT
Number of I/O	13
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-SOIC (0.154", 3.90mm Width)
Supplier Device Package	16-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f827-gsr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 1.2. C8051F801, C8051F807, C8051F813, C8051F819 Block Diagram



Part Number	Digital Port I/Os	Capacitive Sense Channels	Flash Memory (kB)	RAM (Bytes)	10-bit 500 ksps ADC	ADC Channels	Temperature Sensor	Package (RoHS)
C8051F800-GU	17	16	16	512	\checkmark	16	\checkmark	QSOP-24
C8051F801-GU	17	8	16	512	\checkmark	16	\checkmark	QSOP-24
C8051F802-GU	17		16	512	\checkmark	16	\checkmark	QSOP-24
C8051F800-GM	17	16	16	512	\checkmark	16	\checkmark	QFN-20
C8051F801-GM	17	8	16	512	\checkmark	16	\checkmark	QFN-20
C8051F802-GM	17	_	16	512	\checkmark	16	\checkmark	QFN-20
C8051F803-GS	13	12	16	512	\checkmark	12	\checkmark	SOIC-16
C8051F804-GS	13	8	16	512	\checkmark	12	\checkmark	SOIC-16
C8051F805-GS	13	_	16	512	\checkmark	12	\checkmark	SOIC-16
C8051F806-GU	17	16	16	512	—			QSOP-24
C8051F807-GU	17	8	16	512	—			QSOP-24
C8051F808-GU	17	_	16	512	—	—	—	QSOP-24
C8051F806-GM	17	16	16	512			—	QFN-20
C8051F807-GM	17	8	16	512	—		—	QFN-20
C8051F808-GM	17	_	16	512	—		—	QFN-20
C8051F809-GS	13	12	16	512	—			SOIC-16
C8051F810-GS	13	8	16	512	—			SOIC-16
C8051F811-GS	13	_	16	512	—			SOIC-16
C8051F812-GU	17	16	8	512	\checkmark	16	\checkmark	QSOP-24
C8051F813-GU	17	8	8	512	\checkmark	16	\checkmark	QSOP-24
C8051F814-GU	17	_	8	512	\checkmark	16	\checkmark	QSOP-24
C8051F812-GM	17	16	8	512	\checkmark	16	\checkmark	QFN-20
C8051F813-GM	17	8	8	512	\checkmark	16	\checkmark	QFN-20
C8051F814-GM	17	_	8	512	\checkmark	16	\checkmark	QFN-20
C8051F815-GS	13	12	8	512	\checkmark	12	\checkmark	SOIC-16
C8051F816-GS	13	8	8	512	\checkmark	12	\checkmark	SOIC-16
C8051F817-GS	13	—	8	512	\checkmark	12	\checkmark	SOIC-16
C8051F818-GU	17	16	8	512	—	—	—	QSOP-24
C8051F819-GU	17	8	8	512	—	—	—	QSOP-24
C8051F820-GU	17	—	8	512	—	—	—	QSOP-24
C8051F818-GM	17	16	8	512	—			QFN-20
C8051F819-GM	17	8	8	512	_			QFN-20
C8051F820-GM	17		8	512		_		QFN-20

Table 2.1. Product Selection Guide



Table 7.10. Power Management Electrical Characteristics

 V_{DD} = 1.8 to 3.6 V; T_A = -40 to +85 °C unless otherwise specified. Use factory-calibrated settings.

Parameter	Conditions	Min	Тур	Мах	Units
Idle Mode Wake-Up Time		2	_	3	SYSCLKs
Suspend Mode Wake-up Time		_	500	_	ns

Table 7.11. Temperature Sensor Electrical Characteristics

 V_{DD} = 3.0 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units						
Linearity		-	1	—	°C						
Slope		—	2.43	_	mV/°C						
Slope Error*			±45	—	µV/°C						
Offset	Temp = 0 °C	—	873	—	mV						
Offset Error*	Temp = 0 °C		14.5	—	mV						
*Note: Represents one st	Note: Represents one standard deviation from the mean.										

Table 7.12. Voltage Reference Electrical Characteristics

 V_{DD} = 1.8 to 3.6 V; -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units					
Internal High Speed Reference (REFSL[1:0] = 11)										
Output Voltage	25 °C ambient	1.55	1.65	1.75	V					
Turn-on Time		—	—	1.7	μs					
Supply Current			180		μA					
External Reference (REF0E = 0)										
Input Voltage Range		0	—	V_{DD}						
Input Current	Sample Rate = 500 ksps; VREF = 3.0 V		7	_	μA					



8.5. ADC0 Analog Multiplexer

ADC0 on the C8051F800/1/2/3/4/5, C8051F812/3/4/5/6/7, C8051F824/5/6, and C8051F830/1/2 uses an analog input multiplexer to select the positive input to the ADC. Any of the following may be selected as the positive input: Port 0 or Port 1 I/O pins, the on-chip temperature sensor, or the positive power supply (V_{DD}). The ADC0 input channel is selected in the ADC0MX register described in SFR Definition 8.9.




Figure 8.6. ADC0 Multiplexer Block Diagram

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set the corresponding bit in register PnMDIN to 0. To force the Crossbar to skip a Port pin, set the corresponding bit in register PnSKIP to 1. See Section "23. Port Input/Output" on page 138 for more Port I/O configuration details.



SFR Definition 13.1. CS0CN: Capacitive Sense Control

Bit	7	6	5	4	3	2	1	0
Name	CS0EN		CS0INT	CS0BUSY	CS0CMPEN			CS0CMPF
Туре	R/W	R	R/W	R/W	R/W	R	R	R
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xB0; Bit-Addressable

Bit	Name	Description
7	CS0EN	CS0 Enable.
		0: CS0 disabled and in low-power mode.
		1: CS0 enabled and ready to convert.
6	Unused	Read = 0b; Write = Don't care
5	CS0INT	CS0 Interrupt Flag.
		0: CS0 has not completed a data conversion since the last time CS0INT was cleared.
		1: CS0 has completed a data conversion.
	00051101/	This bit is not automatically cleared by hardware.
4	CS0BUSY	CS0 Busy.
		Read:
		0: CS0 conversion is complete or a conversion is not currently in progress.1: CS0 conversion is in progress.
		Write:
		0: No effect.
		1: Initiates CS0 conversion if CS0CM[2:0] = 000b, 110b, or 111b.
3	CS0CMPEN	CS0 Digital Comparator Enable Bit.
		Enables the digital comparator, which compares accumulated CS0 conversion output to the value stored in CS0THH:CS0THL. 0: CS0 digital comparator disabled.
		1: CS0 digital comparator enabled.
2:1	Unused	Read = 00b; Write = Don't care
0	CS0CMPF	CS0 Digital Comparator Interrupt Flag.
		0: CS0 result is smaller than the value set by CS0THH and CS0THL since the last time CS0CMPF was cleared.
		1: CS0 result is greater than the value set by CS0THH and CS0THL since the last time CS0CMPF was cleared.
Note:		suspend mode due to a CS0 greater-than comparator event, the CS0CN register sed only after at least two system clock cycles have elapsed.



Table	18.1.	Interrupt	Summary
-------	-------	-----------	---------

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	N	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	N	ET2 (IE.5)	PT2 (IP.5)
SPI0	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y		ESPI0 (IE.6)	PSPI0 (IP.6)
SMB0	0x003B	7	SI (SMB0CN.0)	Y	N	ESMB0 (EIE1.0)	PSMB0 (EIP1.0)
Port Match	0x0043	8	None	N/A	N/A	EMAT (EIE1.1)	PMAT (EIP1.1)
ADC0 Window Compare	0x004B	9	ADOWINT (ADC0CN.3)	Y	N	EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
ADC0 Conversion Complete	0x0053	10	AD0INT (ADC0CN.5)	Y	N	EADC0 (EIE1.3)	PADC0 (EIP1.3)
Programmable Counter Array	0x005B	11	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	N	EPCA0 (EIE1.4)	PPCA0 (EIP1.4)
Comparator0	0x0063	12	CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5)	N	N	ECP0 (EIE1.5)	PCP0 (EIP1.5)
RESERVED							
RESERVED				1			
CS0 Conversion Com- plete	0x007B	15	CS0INT (CS0CN.5)	N	N	ECSCPT (EIE2.0)	PSCCPT (EIP2.0)
CS0 Greater Than	0x0083	16	CS0CMPF (CS0CN.0)	N	N	ECSGRT (EIE2.1)	PSCGRT (EIP2.1)

18.2. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described in this section. Refer to the data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



21.1. Power-On Reset

During power-up, the device is held in a reset state and the \overline{RST} pin is driven low until V_{DD} settles above V_{RST}. A delay occurs before the device is released from reset; the delay decreases as the V_{DD} ramp time increases (V_{DD} ramp time is defined as how fast V_{DD} ramps from 0 V to V_{RST}). Figure 21.2. plots the power-on and V_{DD} monitor reset timing. The maximum V_{DD} ramp time is 1 ms; slower ramp times may cause the device to be released from reset before V_{DD} reaches the V_{RST} level. For ramp times less than 1 ms, the power-on reset delay (T_{PORDelay}) is typically less than 10 ms.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The content of internal data memory should be assumed to be undefined after a power-on reset. The V_{DD} monitor is enabled and selected as a reset source following a power-on reset.




Figure 21.2. Power-On and V_{DD} Monitor Reset Timing



SFR Definition 21.2. RSTSRC: Reset Source

Bit	7	6	5	4	3	2	1	0
Name		FERROR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF
Туре	R	R	R/W	R/W	R	R/W	R/W	R
Reset	0	Varies						

SFR Address = 0xEF

Bit	Name	Description	Write	Read
7	Unused	Unused.	Don't care.	0
6	FERROR	Flash Error Reset Flag.	N/A	Set to 1 if Flash read/write/erase error caused the last reset.
5	CORSEF	Comparator0 Reset Enable and Flag.	Writing a 1 enables Comparator0 as a reset source (active-low).	Set to 1 if Comparator0 caused the last reset.
4	SWRSF	Software Reset Force and Flag.	Writing a 1 forces a sys- tem reset.	Set to 1 if last reset was caused by a write to SWRSF.
3	WDTRSF	Watchdog Timer Reset Flag.	N/A	Set to 1 if Watchdog Timer overflow caused the last reset.
2	MCDRSF	Missing Clock Detector Enable and Flag.	Writing a 1 enables the Missing Clock Detector. The MCD triggers a reset if a missing clock condition is detected.	Set to 1 if Missing Clock Detector timeout caused the last reset.
1	PORSF	Power-On / V _{DD} Monitor Reset Flag, and V _{DD} monitor Reset Enable.	Writing a 1 enables the V_{DD} monitor as a reset source. Writing 1 to this bit before the V_{DD} monitor is enabled and stabilized may cause a system reset.	Set to 1 anytime a power- on or V _{DD} monitor reset occurs. When set to 1 all other RSTSRC flags are inde- terminate.
0	PINRSF	HW Pin Reset Flag.	N/A	Set to 1 if RST pin caused the last reset.
Note:	Do not use	read-modify-write operations on this	s register	1



22.3.3. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 22.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation according to Equation 22.2, where f = the frequency of oscillation in MHz, C = the capacitor value in pF, and V_{DD} = the MCU power supply in volts.

Equation 22.2. C Mode Oscillator Frequency

 $f = (KF)/(R \times V_{DD})$

For example: Assume $V_{DD} = 3.0$ V and f = 150 kHz:

f = KF / (C x VDD) 0.150 MHz = KF / (C x 3.0)

Since the frequency of roughly 150 kHz is desired, select the K Factor from the table in SFR Definition 22.4 (OSCXCN) as KF = 22:

0.150 MHz = 22 / (C x 3.0) C x 3.0 = 22 / 0.150 MHz C = 146.6 / 3.0 pF = 48.8 pF

Therefore, the XFCN value to use in this example is 011b and C = 50 pF.



Special Function Signals (Control Signals) (Control SCK) (Control SCK)	P0.0 Skipped	AGND AGND	P0.2 Skipped XTAL1 N	P0.3 Skipped		5	CNVSTR 9	7			2	3	4 ¹	5 ¹	6 ¹	7 ¹	Signal Unavailable to Crossbar	
Function SignalsTX0RX0RX0SCKMISOMOSINSS2SDASCLCP0ASYSCLKCEX0CEX1CEX2ECIT1Pin Skip SettingsIn this example RX0 signals, th signals are ass P0.3 are config	Skipped	AGND		Skipped			CNVSTR										Crossbar	
RX0 SCK MISO MOSI NSS ² SDA SCL CP0 CP0A SYSCLK CEX0 CEX1 CEX1 CEX2 ECI CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	P0.0 Skipped		P0.2 Skipped	P0.3 Skipped													Crossbar	
SCK MISO MOSI NSS ² SDA SCL CP0 CP0A SYSCLK CEX0 CEX1 CEX2 ECI CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	P0.0 Skipped		P0.2 Skipped	P0.3 Skipped													Crossbar	
MISO MOSI NSS ² SDA SCL CP00 CP0A SYSCLK CEX0 CEX1 CEX1 CEX2 ECI CEX1 CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	P0.0 Skipped		P0.2 Skipped	P0.3 Skipped													Crossbar	
MOSI NSS ² SDA SCL CP0 CP0A SYSCLK CEX0 CEX1 CEX2 ECI CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	P0.0 Skipped		P0.2 Skipped	P0.3 Skipped													Crossbar	
NSS ² SDA SCL CP00 CP0A SYSCLK CEX0 CEX1 CEX2 ECI CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	P0.0 Skipped		P0.2 Skipped	P0.3 Skipped													Crossl	
SDA SCL CP00 SYSCLK CEX0 CEX1 CEX1 CEX2 ECI ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	P0.0 Skipped		P0.2 Skipped	P0.3 Skipped													ō	
SCL CP0A SYSCLK CEX0 CEX1 CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	P0.0 Skipped		P0.2 Skipped	P0.3 Skipped														
CP0A SYSCLK CEX0 CEX1 CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	P0.0 Skippe		P0.2 Skippe	P0.3 Skippe													e to	
CP0A SYSCLK CEX0 CEX1 CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	P0.0 Ski		P0.2 Ski	P0.3 Ski													able	
CEX0 CEX1 CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	P0.0		P0.2	P0.3													vail	
CEX0 CEX1 CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	ط 		₫.	۹.													Jna	
CEX1 CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config																	al	
CEX2 ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config																	sign	
ECI T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config																	0	
T0 T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config	-		-															
T1 Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config																		
Pin Skip Settings In this example RX0 signals, th signals are ass P0.3 are config																		
Settings In this example RX0 signals, th signals are ass P0.3 are config		_																
In this example RX0 signals, th signals are ass P0.3 are config	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0		
RX0 signals, th signals are ass P0.3 are config		P0SKIP P1SKIP																
These boxe in this configura 1 st TX0 is assig 2 nd RX0 is assig 3 rd SCK, MISO P1.0, respectiv	he S signe gure es re ation gnec igne), Mo vely.	SPI ed to epr n. d to ed to OS	sigi as i o be rese o PC o P I, a	nals mult e sk ent tl 0.4 0.5 nd N	, an ippe he p	d th sig ed u bort	e P nals sing pins	CA s. Ac g the s wh	sigr dditi e P0 nich	are to P	. No Ily, IP ro use	ote t pins egis ed b	that PO ter. y th	the .0, I e pe	PO.2 Po.2 Pripl	l 2, ar	nd	
4 th CEX0, CEX respectively. All unassigned GPIO or for oth Notes: 1. P1.4-P1.7 ar	l pin her r	ıs, i nor	nclu n-cre	udin ossł	g th bar i	iose func	ski tion	ppe ıs.	d by	/ XE	3R0					s		

Figure 23.6. Priority Crossbar Decoder Example 2—Skipping Pins



SFR Definition 23.8. P0MDIN: Port 0 Input Mode

Bit	7	6	5	4	3	2	1	0			
Name	P0MDIN[7:0]										
Туре		R/W									
Reset	1	1	1	1	1	1	1	1			

SFR Address = 0xF1

Bit	Name	Function
7:0	P0MDIN[7:0]	Analog Configuration Bits for P0.7–P0.0 (respectively).
		Port pins configured for analog mode have their weak pullup, digital driver, and digital receiver disabled. In order for the P0.n pin to be in analog mode, there MUST be a '1' in the Port Latch register corresponding to that pin. 0: Corresponding P0.n pin is configured for analog mode. 1: Corresponding P0.n pin is not configured for analog mode.

SFR Definition 23.9. P0MDOUT: Port 0 Output Mode

Bit	7	6	5	4	3	2	1	0			
Name	P0MDOUT[7:0]										
Туре		R/W									
Reset	0	0	0	0	0	0	0	0			

SFR Address = 0xA4

Bit	Name	Function
7:0	P0MDOUT[7:0]	Output Configuration Bits for P0.7–P0.0 (respectively).
		These bits are ignored if the corresponding bit in register P0MDIN is logic 0. 0: Corresponding P0.n Output is open-drain. 1: Corresponding P0.n Output is push-pull.



SFR Definition 24.4. CRC0AUTO: CRC Automatic Control

Bit	7	6	5	4	3	2	1	0		
Name	AUTOEN	CRCCPT	Reserved	CRC0ST[4:0]						
Туре		R/W								
Reset	0	1	0	0	0	0	0	0		

SFR Address = 0xD2

Bit	Name	Function
7	AUTOEN	Automatic CRC Calculation Enable.
		When AUTOEN is set to 1, any write to CRC0CN will initiate an automatic CRC starting at Flash sector CRC0ST and continuing for CRC0CNT sectors.
6	CRCCPT	Automatic CRC Calculation Complete.
		Set to 0 when a CRC calculation is in progress. Code execution is stopped during a CRC calculation, therefore reads from firmware will always return 1.
5	Reserved	Must write 0.
4:0	CRC0ST[4:0]	Automatic CRC Calculation Starting Flash Sector.
		These bits specify the Flash sector to start the automatic CRC calculation. The starting address of the first Flash sector included in the automatic CRC calculation is CRC0ST x 512.


SFR Definition 24.5. CRC0CNT: CRC Automatic Flash Sector Count

Bit	7	6	5	4	3	2	1	0			
Name				CRC0CNT[5:0]							
Туре	R	R		R/W							
Reset	0	0	0	0	0	0	0	0			

SFR Address = 0xD3


Bit	Name	Function				
7:6	Unused	Read = 00b; Write = Don't Care.				
5:0	CRC0CNT[5:0]	Automatic CRC Calculation Flash Sector Count.				
		These bits specify the number of Flash sectors to include when performing an automatic CRC calculation. The base address of the last flash sector included in the automatic CRC calculation is equal to (CRC0ST + CRC0CNT) x 512.				





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





imum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

EXTHOLD	Minimum SDA Setup Time	Minimum SDA Hold Time			
0	T _{low} – 4 system clocks or 1 system clock + s/w delay [*]				
1	11 system clocks	12 system clocks			
software a ACK is wi	ne for ACK bit transmissions and the acknowledgement, the s/w delay occ ritten and when SI is cleared. Note th es the outgoing ACK value, s/w dela	nat if SI is cleared in the same write			

Table 26.2. Minimum SDA Setup and Hold Times

With the SMBTOE bit set, Timer 3 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see Section "26.3.4. SCL Low Timeout" on page 182). The SMBus interface will force Timer 3 to reload while SCL is high, and allow Timer 3 to count when SCL is low. The Timer 3 interrupt service routine should be used to reset SMBus communication by disabling and re-enabling the SMBus.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see Figure 26.4).



SFR Definition 26.3. SMB0ADR: SMBus Slave Address

Bit	7	6	5	4	3	2	1	0		
Name		SLV[6:0]								
Туре		R/W								
Reset	0	0	0	0	0	0	0	0		

SFR Address = 0xD7

Bit	Name	Function
7:1	SLV[6:0]	SMBus Hardware Slave Address.
		Defines the SMBus Slave Address(es) for automatic hardware acknowledgement. Only address bits which have a 1 in the corresponding bit position in SLVM[6:0] are checked against the incoming address. This allows multiple addresses to be recognized.
0	GC	General Call Address Enable.
		 When hardware address recognition is enabled (EHACK = 1), this bit will determine whether the General Call Address (0x00) is also recognized by hardware. 0: General Call Address is ignored. 1: General Call Address is recognized.

SFR Definition 26.4. SMB0ADM: SMBus Slave Address Mask

Bit	7	6	5	4	3	2	1	0		
Name	SLVM[6:0]									
Туре		R/W								
Reset	1	1	1	1	1	1	1	0		

SFR Address = 0xD6

Bit	Name	Function
7:1	SLVM[6:0]	SMBus Slave Address Mask.
		Defines which bits of register SMB0ADR are compared with an incoming address byte, and which bits are ignored. Any bit set to 1 in SLVM[6:0] enables comparisons with the corresponding bit in SLV[6:0]. Bits set to 0 are ignored (can be either 0 or 1 in the incoming address).
0	EHACK	Hardware Acknowledge Enable.
		Enables hardware acknowledgement of slave address and received data bytes.0: Firmware must manually acknowledge all incoming address and data bytes.1: Automatic Slave Address Recognition and Hardware Acknowledge is Enabled.



27.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).




Figure 27.6. UART Multi-Processor Mode Interconnect Diagram



28.2.3. Comparator 0 Capture Mode

The capture mode in Timer 2 allows Comparator 0 rising edges to be captured with the timer clocking from the system clock or the system clock divided by 12. Timer 2 capture mode is enabled by setting TF2CEN to 1 and T2SPLIT to 0.

When capture mode is enabled, a capture event will be generated on every Comparator 0 rising edge. When the capture event occurs, the contents of Timer 2 (TMR2H:TMR2L) are loaded into the Timer 2 reload registers (TMR2RLH:TMR2RLL) and the TF2H flag is set (triggering an interrupt if Timer 2 interrupts are enabled). By recording the difference between two successive timer capture values, the Comparator 0 period can be determined with respect to the Timer 2 clock. The Timer 2 clock should be much faster than the capture clock to achieve an accurate reading.

This mode allows software to determine the time between consecutive Comparator 0 rising edges, which can be used for detecting changes in the capacitance of a capacitive switch, or measuring the frequency of a low-level analog signal.




Figure 28.6. Timer 2 Capture Mode Block Diagram



29. programmable Counter Array

The programmable counter array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled. The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflows, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8 to 15-Bit PWM, or 16-Bit PWM (each mode is described in Section "29.3. Capture/Compare Modules" on page 228). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 29.1

Important Note: The PCA Module 2 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See Section 29.4 for details.




Figure 29.1. PCA Block Diagram



29.4. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 2. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH2) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 2 operates as a watchdog timer (WDT). The Module 2 high byte is compared to the PCA counter high byte; the Module 2 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled. The WDT will generate a reset shortly after code begins execution. To avoid this reset, the WDT should be explicitly disabled (and optionally re-configured and re-enabled if it is used in the system).

29.4.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2–CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 2 is forced into software timer mode.
- Writes to the Module 2 mode register (PCA0CPM2) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control bit (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH2 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH2. Upon a PCA0CPH2 write, PCA0H plus the offset held in PCA0CPL2 is loaded into PCA0CPH2 (See Figure 29.11).




Figure 29.11. PCA Module 2 with Watchdog Timer Enabled

The 8-bit offset held in PCA0CPH2 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total off-



SFR Definition 29.5. PCA0L: PCA0 Counter/Timer Low Byte

Bit	7	6	5	4	3	2	1	0
Name	PCA0[7:0]							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xF9

Bit	Name	Function			
7:0	PCA0[7:0]	PCA Counter/Timer Low Byte.			
		The PCA0L register holds the low byte (LSB) of the 16-bit PCA Counter/Timer.			
Note:	Note: When the WDTE bit is set to 1, the PCA0L register cannot be modified by software. To change the contents of the PCA0L register, the Watchdog Timer must first be disabled.				

SFR Definition 29.6. PCA0H: PCA0 Counter/Timer High Byte

Bit	7	6	5	4	3	2	1	0
Name	PCA0[15:8]							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xFA

Bit	Name	Function				
7:0	PCA0[15:8]	PCA Counter/Timer High Byte.				
		The PCA0H register holds the high byte (MSB) of the 16-bit PCA Counter/Timer. Reads of this register will read the contents of a "snapshot" register, whose contents are updated only when the contents of PCA0L are read (see Section 29.1).				
Note:	ote: When the WDTE bit is set to 1, the PCA0H register cannot be modified by software. To change the contents of the PCA0H register, the Watchdog Timer must first be disabled.					

