E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4/M4F
Core Size	32-Bit Dual-Core
Speed	120MHz
Connectivity	EBI/EMI, I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	57
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam4cms4cc-aur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

12.4.1.11	Execution Program Status Register							
Name:	EPSR							
Access:	Read/Write							
Reset:	0x00000000							
31	30	29	28	27	26	25	24	
		_			ICI/	IT	Т	
23	22	21	20	19	18	17	16	
			-	_				
15	14	13	12	11	10	9	8	
		IC	I/IT			-	_	
7	6	5	4	3	2	1	0	
			-	-				

The EPSR contains the Thumb state bit, and the execution state bits for either the *If-Then* (IT) instruction, or the *Interrupt-ible-Continuable Instruction* (ICI) field for an interrupted load multiple or store multiple instruction.

Attempts to read the EPSR directly through application software using the MSR instruction always return zero. Attempts to write the EPSR using the MSR instruction in the application software are ignored. Fault handlers can examine the EPSR value in the stacked PSR to indicate the operation that is at fault. See "Exception Entry and Return".

• ICI: Interruptible-continuable Instruction

When an interrupt occurs during the execution of an LDM, STM, PUSH, POP, VLDM, VSTM, VPUSH, or VPOP instruction, the processor:

- Stops the load multiple or store multiple instruction operation temporarily
- Stores the next register operand in the multiple operation to EPSR bits[15:12].

After servicing the interrupt, the processor:

- Returns to the register pointed to by bits[15:12]
- Resumes the execution of the multiple load or store instruction.

When the EPSR holds the ICI execution state, bits[26:25,11:10] are zero.

• IT: If-Then Instruction

Indicates the execution state bits of the IT instruction.

The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See "IT" for more information.

• T: Thumb State

The Cortex-M4 processor only supports the execution of instructions in Thumb state. The following can clear the T bit to 0:

- Instructions BLX, BX and POP{PC}
- Restoration from the stacked xPSR value on an exception return
- Bit[0] of the vector value on an exception entry or reset.

Attempting to execute instructions when the T bit is 0 results in a fault or lockup. See "Lockup" for more information.



12.6.3.8 Instruction Width Selection

There are many instructions that can generate either a 16-bit encoding or a 32-bit encoding depending on the operands and destination register specified. For some of these instructions, the user can force a specific instruction size by using an instruction width suffix. The .W suffix forces a 32-bit instruction encoding. The .N suffix forces a 16-bit instruction encoding.

If the user specifies an instruction width suffix and the assembler cannot generate an instruction encoding of the requested width, it generates an error.

Note: In some cases, it might be necessary to specify the .W suffix, for example if the operand is the label of an instruction or literal data, as in the case of branch instructions. This is because the assembler might not automatically generate the right size encoding.

To use an instruction width suffix, place it immediately after the instruction mnemonic and condition code, if any. The example below shows instructions with the instruction width suffix.

> BCS.W label ; creates a 32-bit instruction even for a short ; branch ADDS.W R0, R0, R1 ; creates a 32-bit instruction even though the same ; operation can be done by a 16-bit instruction



Examples

LDR	R8,	[R10]	;	Loads R8 from the address in R10.
LDRNE	R2,	[R5, #960]!	;	Loads (conditionally) R2 from a word
			;	960 bytes above the address in R5, and
			;	increments R5 by 960.
STR	R2,	[R9,#const-struc]	;	const-struc is an expression evaluating
			;	to a constant in the range 0-4095.
STRH	R3,	[R4], #4	;	Store R3 as halfword data into address in
			;	R4, then increment R4 by 4
LDRD	R8,	R9, [R3, #0x20]	;	Load R8 from a word 32 bytes above the
			;	address in R3, and load R9 from a word 36
			;	bytes above the address in R3
STRD	R0,	R1, [R8], #-16	;	Store R0 to address in R8, and store R1 to
			;	a word 4 bytes above the address in R8,
			;	and then decrement R8 by 16.

12.6.4.3 LDR and STR, Register Offset

Load and Store with register offset.

```
Syntax
```

 $op{type}{cond} Rt, [Rn, Rm {, LSL #n}]$

where:

ор		is one of:
	LDR	Load Register.
	STR	Store Register.
type		is one of:
	В	unsigned byte, zero extend to 32 bits on loads.
	SB	signed byte, sign extend to 32 bits (LDR only).
	Н	unsigned halfword, zero extend to 32 bits on loads.
	SH	signed halfword, sign extend to 32 bits (LDR only).
	-	omit, for word.
cond		is an optional condition code, see "Conditional Execution".
Rt		is the register to load or store.
Rn		is the register on which the memory address is based.
Rm		is a register containing a value to be used as the offset.
LSL #	ŧn	is an optional shift, with <i>n</i> in the range 0 to 3.
Opera	ation	
LDR i	nstructio	ons load a register with a value from memory.

STR instructions store a register value into memory.

The memory address to load from or store to is at an offset from the register Rn. The offset is specified by the register Rm and can be shifted left by up to 3 bits using LSL.

The value to load or store can be a byte, halfword, or word. For load instructions, bytes and halfwords can either be signed or unsigned. See "Address Alignment".

12.6.5.8 REV, REV16, REVSH, and RBIT

Reverse bytes and Reverse bits.

Syntax

 $op\{cond\}$ Rd, Rn

where:

op is any of:

REV Reverse byte order in a word.
REV16 Reverse byte order in each halfword independently.
REVSH Reverse byte order in the bottom halfword, and sign extend to 32 bits.
RBIT Reverse the bit order in a 32-bit word.
is an optional condition code, see "Conditional Execution".
is the destination register.
is the register holding the operand.

Operation

cond Rd Rn

Use these instructions to change endianness of data:

REV converts either:

- 32-bit big-endian data into little-endian data
- 32-bit little-endian data into big-endian data.

REV16 converts either:

- 16-bit big-endian data into little-endian data
- 16-bit little-endian data into big-endian data.

REVSH converts either:

- 16-bit signed big-endian data into 32-bit signed little-endian data
- 16-bit signed little-endian data into 32-bit signed big-endian data.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

Examples

REV R3, R7; Reverse byte order of value in R7 and write it to R3 REV16 R0, R0; Reverse byte order of each 16-bit halfword in R0 REVSH R0, R5; Reverse Signed Halfword REVHS R3, R7; Reverse with Higher or Same condition RBIT R7, R8; Reverse bit order of value in R8 and write the result to R7.



12.9.1.4 Vector Table Offset Register

Name:	SCB_VTOR							
Access:	Read/Write							
31	30	29	28	27	26	25	24	
			TBL	OFF				
23	22	21	20	19	18	17	16	
			TBL	OFF				
15	14	13	12	11	10	9	8	
TBLOFF								
7	6	5	4	3	2	1	0	
TBLOFF	_	_	_	_	_	_	_	

The SCB_VTOR indicates the offset of the vector table base address from memory address 0x00000000.

• TBLOFF: Vector Table Base Offset

It contains bits [29:7] of the offset of the table base from the bottom of the memory map.

Bit [29] determines whether the vector table is in the code or SRAM memory region:

0: Code.

1: SRAM.

It is sometimes called the TBLBASE bit.

Note: When setting TBLOFF, the offset must be aligned to the number of exception entries in the vector table. Configure the next statement to give the information required for your implementation; the statement reminds the user of how to determine the alignment requirement. The minimum alignment is 32 words, enough for up to 16 interrupts. For more interrupts, adjust the alignment by rounding up to the next power of two. For example, if 21 interrupts are required, the alignment must be on a 64-word boundary because the required table size is 37 words, and the next power of two is 64.

Table alignment requirements mean that bits[6:0] of the table offset are always zero.

12.9.1.6 System Control Register

Name:	SCB_SCR						
Access:	Read/Write						
31	30	29	28	27	26	25	24
-	-	-	-	_	-	-	-
23	22	21	20	19	18	17	16
_	-	-	-	-	—	-	_
15	14	13	12	11	10	9	8
_	-	-	-	-	—	-	_
7	6	5	4	3	2	1	0
_	_	_	SEVONPEND	_	SLEEPDEEP	SLEEPONEXIT	_

• SEVONPEND: Send Event on Pending Bit

0: Only enabled interrupts or events can wake up the processor; disabled interrupts are excluded.

1: Enabled events and all interrupts, including disabled interrupts, can wake up the processor.

When an event or an interrupt enters the pending state, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE.

The processor also wakes up on execution of an SEV instruction or an external event.

• SLEEPDEEP: Sleep or Deep Sleep

Controls whether the processor uses sleep or deep sleep as its low power mode:

- 0: Sleep.
- 1: Deep sleep.

• SLEEPONEXIT: Sleep-on-exit

Indicates sleep-on-exit when returning from the Handler mode to the Thread mode:

- 0: Do not sleep when returning to Thread mode.
- 1: Enter sleep, or deep sleep, on return from an ISR.

Setting this bit to 1 enables an interrupt-driven application to avoid returning to an empty main application.



12.10.1 System Timer (SysTick) User Interface

Offset	Register	Name	Access	Reset
0xE000E010	SysTick Control and Status Register	SYST_CSR	Read/Write	0x0000000
0xE000E014	SysTick Reload Value Register	SYST_RVR	Read/Write	Unknown
0xE000E018	SysTick Current Value Register	SYST_CVR	Read/Write	Unknown
0xE000E01C	SysTick Calibration Value Register	SYST_CALIB	Read-only	0x000030D4

Table 12-35. System Timer (SYST) Register Mapping

Depending on the combination of fields enabled, a large number of possibilities are available to the user ranging from minutes to 365/366 days.

Hour, minute and second matching alarm (SECEN, MINEN, HOUREN) can be enabled independently of SEC, MIN, HOUR fields.

Note: To change one of the SEC, MIN, HOUR, DATE, MONTH fields, it is recommended to disable the field before changing the value and then re-enable it after the change has been made. This requires up to three accesses to the RTC_TIMALR or RTC_CALALR. The first access clears the enable corresponding to the field to change (SECEN, MINEN, HOUREN, DATEEN, MTHEN). If the field is already cleared, this access is not required. The second access performs the change of the value (SEC, MIN, HOUR, DATE, MONTH). The third access is required to re-enable the field by writing 1 in SECEN, MINEN, HOUREN, DATEEN, MTHEN, DATEEN, MTHEN, MTHEN, MONTH, MOUREN, DATEEN, MINEN, HOUREN, DATEEN, MTHEN, MONTH).

17.5.4 Error Checking when Programming

Verification on user interface data is performed when accessing the century, year, month, date, day, hours, minutes, seconds and alarms. A check is performed on illegal BCD entries such as illegal date of the month with regard to the year and century configured.

If one of the time fields is not correct, the data is not loaded into the register/counter and a flag is set in the validity register. The user can not reset this flag. It is reset as soon as an acceptable value is programmed. This avoids any further side effects in the hardware. The same procedure is followed for the alarm.

The following checks are performed:

- 1. Century (check if it is in range 19–20 or 13–14 in Persian mode)
- 2. Year (BCD entry check)
- 3. Date (check range 01–31)
- 4. Month (check if it is in BCD range 01–12, check validity regarding "date")
- 5. Day (check range 1–7)
- 6. Hour (BCD checks: in 24-hour mode, check range 00–23 and check that AM/PM flag is not set if RTC is set in 24-hour mode; in 12-hour mode check range 01–12)
- 7. Minute (check BCD and range 00–59)
- 8. Second (check BCD and range 00–59)
- Note: If the 12-hour mode is selected by means of the RTC Mode Register (RTC_MR), a 12-hour value can be programmed and the returned value on RTC_TIMR will be the corresponding 24-hour value. The entry control checks the value of the AM/PM indicator (bit 22 of RTC_TIMR) to determine the range to be checked.

17.5.5 RTC Internal Free Running Counter Error Checking

To improve the reliability and security of the RTC, a permanent check is performed on the internal free running counters to report non-BCD or invalid date/time values.

An error is reported by TDERR bit in the status register (RTC_SR) if an incorrect value has been detected. The flag can be cleared by setting the TDERRCLR bit in the Status Clear Command Register (RTC_SCCR).

Anyway the TDERR error flag will be set again if the source of the error has not been cleared before clearing the TDERR flag. The clearing of the source of such error can be done by reprogramming a correct value on RTC_CALR and/or RTC_TIMR.

The RTC internal free running counters may automatically clear the source of TDERR due to their roll-over (i.e., every 10 seconds for SECONDS[3:0] field in RTC_TIMR). In this case the TDERR is held high until a clear command is asserted by TDERRCLR bit in RTC_SCCR.



25.5.1 IPC Interrupt Set Command Register

Name:	IPC_ISCR									
Address:	0x4004C000 (0), 0x48014000 (1)									
Access:	Write-only									
31	30	29	28	27	26	25	24			
IRQ31	IRQ30	IRQ29	IRQ28	IRQ27	IRQ26	IRQ25	IRQ24			
23	22	21	20	19	18	17	16			
IRQ23	IRQ22	IRQ21	IRQ20	IRQ19	IRQ18	IRQ17	IRQ16			
15	14	13	12	11	10	9	8			
IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8			
7	6	5	4	3	2	1	0			
IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0			

• IRQ0-IRQ31: Interrupt Set

0: No effect.

1: Sets the corresponding interrupt.



26.9.5 SMC NAND Flash Chip Select Configuration Register

Name:	MATRIX_SMCNFCS								
Address:	0x400E031C (0), 0x4801011C (1)								
Access:	Read/Write								
31	30	29	28	27	26	25	24		
SMC_SEL	-	-	-	-	-	-	-		
23	22	21	20	19	18	17	16		
-	-	-	-	-	-	-	-		
15	14	13	12	11	10	9	8		
-	-	-	-	-	-	-	-		
7	6	5	4	3	2	1	0		
-	-	-	-	SMC_NFCS3	SMC_NFCS2	SMC_NFCS1	SMC_NFCS0		

• SMC_NFCS0: SMC NAND Flash Chip Select 0 Assignment

0: NCS0 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS0)

1: NCS0 is assigned to a NAND Flash (NANDOE and NANWE used for NCS0)

• SMC_NFCS1: SMC NAND Flash Chip Select 1 Assignment

0: NCS1 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS1)

1: NCS1 is assigned to a NAND Flash (NANDOE and NANWE used for NCS1)

• SMC_NFCS2: SMC NAND Flash Chip Select 2 Assignment

0: NCS2 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS2)

1: NCS2 is assigned to a NAND Flash (NANDOE and NANWE used for NCS2)

• SMC_NFCS3: SMC NAND Flash Chip Select 3 Assignment

0: NCS3 is not assigned to a NAND Flash (NANDOE and NANWE not used for NCS3)1: NCS3 is assigned to a NAND Flash (NANDOE and NANWE used for NCS3)

• SMC_SEL: SMC Selection for EBI pins

- 0: EBI pins are used by SMC0
- 1: EBI pins are used by SMC1

Figure 27-19. TDF Period in NRD Controlled Read Access (TDF = 2)



Figure 27-20. TDF Period in NCS Controlled Read Operation (TDF = 3)



27.12.2 TDF Optimization Enabled (TDF_MODE = 1)

When the TDF_MODE of the SMC_MODE register is set to 1 (TDF optimization is enabled), the SMC takes advantage of the setup period of the next access to optimize the number of wait states cycle to insert.

Figure 27-21 shows a read access controlled by NRD, followed by a write access controlled by NWE, on Chip Select 0 has been programmed with:



sending the IADR) is sometimes called "repeated start" (Sr) in I²C fully-compatible devices. See Figure 34-12. See Figure 34-11 and Figure 34-13 for master write operation with internal address.

The three internal address bytes are configurable through the Master Mode register (TWI_MMR). If the slave device supports only a 7-bit address, i.e., no internal address, IADRSZ must be set to 0. Table 34-6 shows the abbreviations used in Figure 34-11 and Figure 34-12.

Abbreviation	Definition
S	Start
Sr	Repeated Start
Ρ	Stop
W	Write
R	Read
A	Acknowledge
NA	Not Acknowledge
DADR	Device Address
IADR	Internal Address

Table 34-6. Abbreviations

Figure 34-11. Master Write with One, Two or Three Bytes Internal Address and One Data Byte



Figure 34-12. Master Read with One, Two or Three Bytes Internal Address and One Data Byte





Figure 34-18. TWI Read Operation with Single Data Byte without Internal Address





- Serial Clock (SCK): This control line is driven by the master and regulates the flow of the data bits. The master may transmit data at a variety of baud rates. The SCK line cycles once for each bit that is transmitted.
- Slave Select (NSS): This control line allows the master to select or deselect the slave.

36.6.7.1 Modes of Operation

The USART can operate in SPI Master mode or in SPI Slave mode.

Operation in SPI Master mode is programmed by writing 0xE to the USART_MODE field in US_MR. In this case the SPI lines must be connected as described below:

- The MOSI line is driven by the output pin TXD
- The MISO line drives the input pin RXD
- The SCK line is driven by the output pin SCK
- The NSS line is driven by the output pin RTS

Operation in SPI Slave mode is programmed by writing to 0xF the USART_MODE field in US_MR. In this case the SPI lines must be connected as described below:

- The MOSI line drives the input pin RXD
- The MISO line is driven by the output pin TXD
- The SCK line drives the input pin SCK
- The NSS line drives the input pin CTS

In order to avoid unpredictable behavior, any change of the SPI mode must be followed by a software reset of the transmitter and of the receiver (except the initial configuration after a hardware reset). (See Section 36.6.7.4 "Receiver and Transmitter Control").

36.6.7.2 Baud Rate

In SPI mode, the baud rate generator operates in the same way as in USART Synchronous mode. See Section 36.6.1.3 "Baud Rate in Synchronous Mode or SPI Mode". However, there are some restrictions:

In SPI Master mode:

- The external clock SCK must not be selected (USCLKS ≠ 0x3), and the bit CLKO must be set to 1 in the US_MR, in order to generate correctly the serial clock on the SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the value programmed in CD must be superior or equal to 6.
- If the divided peripheral clock is selected, the value programmed in CD must be even to ensure a 50:50 mark/space ratio on the SCK pin, this value can be odd if the peripheral clock is selected.

In SPI Slave mode:

- The external clock (SCK) selection is forced regardless of the value of the USCLKS field in the US_MR. Likewise, the value written in US_BRGR has no effect, because the clock is provided directly by the signal on the USART SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the external clock (SCK) frequency must be at least 6 times lower than the system clock.

36.6.7.3 Data Transfer

Up to nine data bits are successively shifted out on the TXD pin at each rising or falling edge (depending of CPOL and CPHA) of the programmed serial clock. There is no Start bit, no Parity bit and no Stop bit.

The number of data bits is selected by the CHRL field and the MODE 9 bit in the US_MR. The nine bits are selected by setting the MODE 9 bit regardless of the CHRL field. The MSB data bit is always sent first in SPI mode (Master or Slave).



37.6.11.4 WAVSEL = 11

When WAVSEL = 11, the value of TC_CV is incremented from 0 to RC. Once RC is reached, the value of TC_CV is decremented to 0, then re-incremented to RC and so on. See Figure 37-13.

A trigger such as an external event or a software trigger can modify TC_CV at any time. If a trigger occurs while TC_CV is incrementing, TC_CV then decrements. If a trigger is received while TC_CV is decrementing, TC_CV then increments. See Figure 37-14.

RC Compare can stop the counter clock (CPCSTOP = 1) and/or disable the counter clock (CPCDIS = 1).



Figure 37-13. WAVSEL = 11 without Trigger





Atmel

39.6.1 Clock Generation

39.6.1.1 Block Diagram





39.6.2 Waveform Generation

39.6.2.1 Static Duty and Bias

This kind of display is driven with the waveform shown in Figure 39-3. SEG0 - COM0 is the voltage across a segment that is on, and SEG1 - COM0 is the voltage across a segment that is off.

40.6.4 Conversion Results

When a conversion is completed, the resulting 10-bit digital value is stored in ADC_CDRx of the current channel and in ADC_LCDR. By setting the TAG bit in the Extended Mode register (ADC_EMR), ADC_LCDR presents the channel number associated with the last converted data in the CHNB field.

The EOCx and DRDY bits in the Interrupt Status register (ADC_ISR) are set. In the case of a connected PDC channel, DRDY rising triggers a data request. In any case, both EOC and DRDY can trigger an interrupt.

Reading one ADC_CDRx clears the corresponding EOCx bit. Reading ADC_LCDR clears the DRDY bit.



Figure 40-3. EOCx and DRDY Flag Behavior

If ADC_CDR is not read before further incoming data is converted, the corresponding Overrun Error (OVREx) flag is set in the Overrun Status register (ADC_OVER).

New data converted when DRDY is high sets the GOVRE bit in ADC_ISR.

The OVREx flag is automatically cleared when ADC_OVER is read, and GOVRE flag is automatically cleared when ADC_ISR is read.



43.6.8 ICM Undefined Access Status Register

Name:	ICM_UASR							
Address:	0x40044020							
Access:	Read-only							
31	30	29	28	27	26	25	24	
_	-	_	_	_	_	_	_	
23	22	21	20	19	18	17	16	
_	-	_	-	_	_	_	_	
15	14	13	12	11	10	9	8	
_	-	—	—	-	—	—	—	
7	6	5	4	3	2	1	0	
_	-	_	_	_	URAT			

• URAT: Undefined Register Access Trace

Value	Name	Description
0	UNSPEC_STRUCT_MEMBER	Unspecified structure member set to one detected when the descriptor is loaded.
1	ICM_CFG_MODIFIED	ICM_CFG modified during active monitoring.
2	ICM_DSCR_MODIFIED	ICM_DSCR modified during active monitoring.
3	ICM_HASH_MODIFIED	ICM_HASH modified during active monitoring
4	READ_ACCESS	Write-only register read access

Only the first Undefined Register Access Trace is available through the URAT field.

The URAT field is only reset by the SWRST bit in the ICM_CTRL register.



45.6.4 TRNG Interrupt Mask Register

Name:	TRNG_IMR						
Address:	0x40048018						
Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	—	_
23	22	21	20	19	18	17	16
_	-	-	_	-	_	_	—
15	14	13	12	11	10	9	8
_	-	_	_	_	_	_	—
7	6	5	4	3	2	1	0
-	_	_	_	_	_	_	DATRDY

• DATRDY: Data Ready Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

55. Revision History

In the tables that follow, the most recent version of the document appears first.

Doc. Rev. 11203E	Changes					
	Added:					
	MRL-B for SAM4CMP32C and SAM4CMS32C					
	MRL-C for SAM4CMP16C, SAM4CMP8C, SAM4CMS16C, SAM4CMS8C and SAM4CMS4C					
	"Features"					
	Updated Shared System Controller Clock features					
	Section 2. "Block Diagram"					
	Updated Figure 2-1 "SAM4CM Series Block Diagram"					
	Section 3. "Signal Description"					
	Table 3-1 "Signal Description List": updated "Clocks, Oscillators and PLLs" and "Supply Controllers"					
	Section 4. "Package and Pinout"					
	Replaced "TMP0" with "WKUP0/TMP0" in pinout tables					
	Section 5. "Power Supply and Power Control"					
	Updated Figure 5-1 "Power Domains"					
	Table 5-1 "Power Supply Voltage Ranges(1)": added notes ⁽¹⁾ and ⁽²⁾					
	Updated Section 5.2 "Clock System Overview"					
	Section 5.5.1.1 "Entering and Exiting Backup Mode": added note in step (7)					
24-Oct-16	Section 5.5.2 "Wait Mode": updated first paragraph					
	Section 5.5.2.1 "Entering and Exiting Wait Mode": updated step ⁽²⁾					
	Updated Figure 5-3 "Single Supply Operation with Backup Battery" and Figure 5-4 "Single Power Supply using Battery a LCD Controller in Backup Mode"					
	Table 5-2 "Low-power Mode Configuration Summary": removed column "Mode Entry"					
	Section 10. "System Controller"					
	Updated Section 10.2.3 "Power-on Reset on VDDIO"					
	Section 11. "Peripherals"					
	Table 11-1 "Peripheral Identifiers":					
	- Replaced "Watchdog Timer/Reinforced Watchdog Timer" with "Watchdog Timer"					
	- Modified EFC1 row					
	Section 15. "Reset Controller (RSTC)"					
	Throughout: replaced "is set" with "is written to 1" and "is reset" with "is written to 0".					
	Section 15.2 "Embedded Characteristics": updated "Reset Source Status" characteristic					
	Reworked Section 15.1 "Description" and Section 15.2 "Embedded Characteristics"					
	Updated Figure 15-1 "Reset Controller Block Diagram", Section 15.4.3.3 "Watchdog Reset" and Section 15.4.2.1 "NRST Signal or Interrupt"					
	Added Section 15.4.5 "Managing Reset at Application Level"					

Table 55-1. SAM4CM Datasheet Rev. 11203E Revision History

