

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af5286ucy

# List of tables

Table 1.	Device summary	1
Table 2.	STM8AF526x/8x/Ax product line-up with CAN	
Table 3.	STM8AF6269/8x/Ax product line-up without CAN	
Table 4.	Peripheral clock gating bits (CLK_PCKENR1)	
Table 5.	Peripheral clock gating bits (CLK_PCKENR2)	
Table 6.	Advanced control and general purpose timers	
Table 7.	TIM4	
Table 8.	ADC naming	
Table 9.	Communication peripheral naming correspondence	
Table 10.	Legend/abbreviation for the pin description table	
Table 11.	STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description	
Table 12.	Memory model 128K	
Table 13.	I/O port hardware register map	
Table 14.	General hardware register map	
Table 15.	CPU/SWIM/debug module/interrupt controller registers	
Table 16.	Temporary memory unprotection registers	
Table 17.	STM8A interrupt table	
Table 18.	Option bytes	
Table 19.	Option byte description	
Table 20.	Voltage characteristics	
Table 21.	Current characteristics	
Table 22.	Thermal characteristics	
Table 23.	Operating lifetime	
Table 24.	General operating conditions	
Table 25.	Operating conditions at power-up/power-down	
Table 26.	Total current consumption in Run, Wait and Slow mode. General conditions	
	for $V_{DD}$ apply, $T_A = -40$ °C to 150 °C	. 64
Table 27.	Total current consumption in Halt and Active-halt modes. General conditions for V <sub>DD</sub>	
	applied. T <sub>A</sub> = -40 °C to 55 °C unless otherwise stated	65
Table 28.	Oscillator current consumption	
Table 29.	Programming current consumption	
Table 30.	Typical peripheral current consumption V <sub>DD</sub> = 5.0 V	
Table 31.	HSE external clock characteristics	
Table 32.	HSE oscillator characteristics	. 69
Table 33.	HSI oscillator characteristics	. 70
Table 34.	LSI oscillator characteristics	. 71
Table 35.	Flash program memory/data EEPROM memory	. 72
Table 36.	Flash program memory	. 72
Table 37.	Data memory	
Table 38.	I/O static characteristics	
Table 39.	NRST pin characteristics	. 78
Table 40.	TIM 1, 2, 3, and 4 electrical specifications	
Table 41.	SPI characteristics	. 81
Table 42.	I <sup>2</sup> C characteristics	
Table 43.	ADC characteristics	. 85
Table 44.	ADC accuracy for V <sub>DDA</sub> = 5 V	. 86
Table 45.	EMS data	
Table 46.	EMI data	00



## 4 Block diagram




Figure 1. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax block diagram



Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

	Pir	nu	mber				lr	ıpu	t		Out	put			-	
LQFP80	LQFP64	LQFP48	STM8AF62xx LQFP32/VFQFPN32	STM8AF52x6 VFQFPN32	Pin name	Туре	Floating	Mpu	Ext. interrupt	High sink	Speed	ОО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
78	62	46	30	30	PD5/ LINUART_TX	I/O	X	Х	Х	-	O1	Х	х	Port D5	LINUART data transmit	-
79	63	47	31	31	PD6/ LINUART_RX	I/O	X	Х	Х	-	01	Х	х	Port D6	LINUART data receive	-
80	64	48	32	32	PD7/TLI <sup>(5)</sup>	I/O	X	X	X	1	01	Х	Х	Port D7	Top level interrupt	-

<sup>1.</sup> In Halt/Active-halt mode, this pin behaves as follows:


- 2. SPI and USTART are not available in STM8AF5286UC, refer to Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout for the pin names.
- 3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, week pull-up and protection diode to  $V_{DD}$  are not implemented)
- 4. The PD1 pin is in input pull-up during the reset phase and after reset release.
- 5. If this pin is configured as interrupt pin, it will trigger the TLI.



<sup>-</sup> The input/output path is disabled.
- If the HSE clock is used for wakeup, the internal weak pull-up is disabled.
- If the HSE clock is off, the internal weak pull-up setting is used. It is configured through Px\_CR1[7:0] bits of the corresponding port control register. Px\_CR1[7:0] bits must be set correctly to ensure that the pin is not left floating in Halt/Active-halt mode.

Table 14. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status		
0x00 5300		TIM2_CR1	TIM2 control register 1	0x00		
0x00 5301		TIM2_IER	TIM2 interrupt enable register	0x00		
0x00 5302		TIM2_SR1	TIM2 status register 1	0x00		
0x00 5303		TIM2_SR2	TIM2 status register 2	0x00		
0x00 5304		TIM2_EGR	TIM2 event generation register	0x00		
0x00 5305		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00		
0x00 5306		TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00		
0x00 5307		TIM2_CCMR3	TIM2 capture/compare mode register 3	0x00		
0x00 5308		TIM2_CCER1	TIM2 capture/compare enable register 1	0x00		
0x00 5309		TIM2_CCER2	TIM2 capture/compare enable register 2	0x00		
0x00 530A	TIM2	TIM2_CNTRH	TIM2 counter high	0x00		
0x00 530B		TIM2_CNTRL	TIM2 counter low	0x00		
00 530C0x		TIM2_PSCR	TIM2 prescaler register	0x00		
0x00 530D		TIM2_ARRH	TIM2 auto-reload register high	0xFF		
0x00 530E		TIM2_ARRL	TIM2 auto-reload register low	0xFF		
0x00 530F		TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00		
0x00 5310		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00		
0x00 5311		TIM2_CCR2H	TIM2 capture/compare reg. 2 high	0x00		
0x00 5312		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00		
0x00 5313		TIM2_CCR3H	TIM2 capture/compare register 3 high	0x00		
0x00 5314		TIM2_CCR3L	TIM2 capture/compare register 3 low	0x00		
0x00 5315 to 0x00 531F	Posonyod area (11 bytes)					



## 9 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Each option byte has to be stored twice, for redundancy, in a regular form (OPTx) and a complemented one (NOPTx), except for the ROP (read-out protection) option byte and option bytes 8 to 16.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in *Table 18: Option bytes* below.

Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP and UBC options that can only be changed in ICP mode (via SWIM).

Refer to the STM8 Flash programming manual (PM0047) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

Option **Factory Option bits Option** Addr. byte default name no. 6 5 2 0 setting Read-out 0x00 protection OPT0 ROP[7:0] 0x00 4800 (ROP) 0x00 OPT1 UBC[7:0] 0x00 User boot 4801 code 0x00 (UBC) NOPT1 NUBC[7:0] 0xFF 4802 0x00 Alternate OPT2 AFR7 AFR6 AFR5 AFR4 AFR3 AFR2 AFR1 AFR0 0x00 4803 function remapping 0x00 NOPT2 NAFR6 NAFR5 NAFR4 NAFR7 NAFR3 NAFR2 NAFR1 NAFR0 0xFF (AFR) 4804 0x00 LSI **IWDG** WWD **WWDG** OPT3 0x00 Reserved 4805 HW HALT ΕN G HW Watchdog option NWWD 0x00 NLSI NIWD **NWWG** NOPT3 Reserved 0xFF 4806 ΕN G HW G HW HALT **CKAW** 0x00 **EXT** OPT4 PRSC1 PRSC0 0x00 Reserved 4807 USEL CLK Clock

Reserved

**NEXT** 

CLK

HSECNT[7:0]

NHSECNT[7:0]

**NCKAW** 

**USEL** 

NPRSC1

Table 18. Option bytes



0xFF

0x00

0xFF

**NPRSC** 

54/125 DocID14395 Rev 15

option

HSE clock startup

NOPT4

OPT5

NOPT5

0x00

4808

0x00

4809

0x00

480A

### Low-speed internal RC oscillator (LSI)

Subject to general operating conditions for  $V_{DD}$  and  $T_{A}$ .

Table 34. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSI</sub>	Frequency	-	112	128	144	kHz
t <sub>su(LSI)</sub>	LSI oscillator wakeup time	-	-	-	7 <sup>(1)</sup>	μs

<sup>1.</sup> Guaranteed by characterization results, not tested in production.






Table 37. Data memory

Symbol	Parameter Condition		Min	Max	Unit
$T_WE$	Temperature for writing and erasing	-	-40	150	°C
N <sub>WE</sub>	Data memory endurance <sup>(1)</sup>	T <sub>A</sub> = 25 °C	300 k	-	cvcles
	(erase/write cycles)	$T_A = -40$ °C to 125 °C	100 k <sup>(2)</sup>	-	Cycles
t <sub>RET</sub>	Data retention time	T <sub>A</sub> = 25 °C	40 <sup>(2)(3)</sup>	10 <sup>(2)(3)</sup> -	
	Data retention time	T <sub>A</sub> = 55 °C	20 <sup>(2)(3)</sup>	-	years

The physical granularity of the memory is four bytes, so cycling is performed on four bytes even when a write/erase operation addresses a single byte.



<sup>2.</sup> More information on the relationship between data retention time and number of write/erase cycles is available in a separate technical document.

<sup>3.</sup> Retention time for 256B of data memory after up to 1000 cycles at 125  $^{\circ}$ C.






Figure 37. Typical NRST pull-up resistance R<sub>PU</sub> vs V<sub>DD</sub>





The reset network shown in *Figure 39* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below V<sub>IL(NRST)</sub> max (see *Table 39: NRST pin characteristics*), otherwise the reset is not taken into account internally.

For power consumption sensitive applications, the external reset capacitor value can be reduced to limit the charge/discharge current. If NRST signal is used to reset external circuitry, attention must be taken to the charge/discharge time of the external capacitor to fulfill the external devices reset timing conditions. Minimum recommended capacity is 10 nF.

#### 10.3.9 SPI interface

Unless otherwise specified, the parameters given in *Table 41* are derived from tests performed under ambient temperature,  $f_{MASTER}$  frequency, and  $V_{DD}$  supply voltage conditions.  $t_{MASTER} = 1/f_{MASTER}$ .

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

**Table 41. SPI characteristics** 

Symbol	Parameter	Cond	Min	Max	Unit	
		Master mode		0	10	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode	V <sub>DD</sub> < 4.5 V	0	6 <sup>(1)</sup>	MHz
····C(SCK)		Slave mode	V <sub>DD</sub> = 4.5 V to 5.5 V	0	8 <sup>(1)</sup>	
t <sub>r(SCK)</sub>	SPI clock rise and fall time	Capacitive load: C =	= 30 pF	-	25 <sup>(2)</sup>	
t <sub>su(NSS)</sub> <sup>(3)</sup>	NSS setup time	Slave mode		4 * t <sub>MASTER</sub>	-	
t <sub>h(NSS)</sub> <sup>(3)</sup>	NSS hold time	Slave mode		70	-	
$t_{\text{w(SCKL)}}^{(3)}$	SCK high and low time	Master mode t <sub>SCK</sub> /2 - 15		t <sub>SCK</sub> /2 + 15	$t_{\text{w(SCKL)}}^{(3)}$	
$t_{su(MI)}^{(3)}$	Data input setup time	Master mode	5	-		
t <sub>su(SI)</sub> (3)	Data input setup time	Slave mode		5	-	
t <sub>h(MI)</sub> (3)	Data input hold time	Master mode	7	-	ns	
t <sub>h(MI)</sub> (3) t <sub>h(SI)</sub> (3)	Data input hold time	Slave mode		10	-	
t <sub>a(SO)</sub> (3)(4)	Data output access time	Slave mode		-	3* t <sub>MASTER</sub>	
t <sub>dis(SO)</sub> (3)(5)	Data output disable time	Slave mode		25		
t <sub>v(SO)</sub> (3)	Data output valid time	Slave mode	V <sub>DD</sub> < 4.5 V	-	75	
<sup>t</sup> v(SO)` ´	Data output valid time	(after enable edge)	V <sub>DD</sub> = 4.5 V to 5.5 V	-	53	
t <sub>v(MO)</sub> <sup>(3)</sup>	Data output valid time	Master mode (after	-	30		
t <sub>h(SO)</sub> (3)	Data output hold time	Slave mode (after e	31	-		
t <sub>h(MO)</sub> <sup>(3)</sup>	Data output noid time	Master mode (after	enable edge)	12	-	

<sup>1.</sup>  $f_{SCK} < f_{MASTER}/2$ .

<sup>2.</sup> The pad has to be configured accordingly (fast mode).

<sup>3.</sup> Guaranteed by design or by characterization results, not tested in production.

<sup>4.</sup> Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

<sup>5.</sup> Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.




Figure 40. SPI timing diagram in slave mode and with CPHA = 0

1. Measurement points are at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD}$ 




Figure 41. SPI timing diagram in slave mode and with CPHA = 1

1. Measurement points are at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD}$ 



#### Static latch-up

Two complementary static tests are required on 10 parts to assess the latch-up performance.

- A supply overvoltage (applied to each power supply pin) and
- A current injection (applied to each input, output and configurable I/O pin) are performed on each sample.

This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Table 48. Electrical sensitivities

Symbol	Parameter	Conditions	Class <sup>(1)</sup>
		T <sub>A</sub> = 25 °C	
LU	Static latch up along	T <sub>A</sub> = 85 °C	A
LO	Static latch-up class	T <sub>A</sub> = 125 °C	_ A
		T <sub>A</sub> = 150 °C	

Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to class A it exceeds the JEDEC standard. B class strictly covers all the JEDEC criteria (international standard).



Table 49. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package mechanical data<sup>(1)</sup>

Symbol		millimeters		inches			
Symbol	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.220	0.320	0.380	0.0087	0.0126	0.0150	
С	0.090	-	0.200	0.0035	-	0.0079	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3	-	12.350	-	-	0.4862	-	
E	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3	-	12.350	-	-	0.4862	-	
е	-	0.650	-	-	0.0256	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
ccc	-	-	0.100	-	-	0.0039	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.



## 11.2 LQFP64 package information

Figure 48. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 50. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

		millimeters		inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	-	12.000	-	-	0.4724	-	
D1	-	10.000	-	-	0.3937	-	
D3	-	7.500	-	-	0.2953	-	
E	-	12.000	-	-	0.4724	-	
E1	-	10.000	-	-	0.3937	-	

94/125 DocID14395 Rev 15




Figure 52. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



### 13 STM8 development tools

Development tools for the STM8A microcontrollers include the

- STice emulation system offering tracing and code profiling
- STVD high-level language debugger including assembler and visual development environment - seamless integration of third party C compilers
- STVP Flash programming software

In addition, the STM8A comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

### 13.1 Emulation and in-circuit debugging tools

The STM8 tool line includes the STice emulation system offering a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8A application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full-featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including tracing, profiling and code coverage analysis to help detect execution bottlenecks and dead code.

In addition, STice offers in-circuit debugging and programming of STM8A microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows users to order exactly what they need to meet their development requirements and to adapt their emulation system to support existing and future ST microcontrollers.

#### 13.1.1 STice key features

- Program and data trace recording up to 128 K records
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Real-time read/write of all device resources during emulation
- Occurrence and time profiling and code coverage analysis (new features)
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- USB 2.0 high-speed interface to host PC
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows users to specify the components they need to meet their development requirements and adapt to future requirements
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.

112/125 DocID14395 Rev 15



#### 13.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST visual develop (STVD) IDE and the ST visual programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8.

#### 13.2.1 STM8 toolset

The STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at <a href="https://www.st.com">www.st.com</a>. This package includes:

#### ST visual develop

Full-featured integrated development environment from STMicroelectronics, featuring:

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

#### ST visual programmer (STVP)

Easy-to-use, unlimited graphical interface allowing read, write and verification of the STM8A microcontroller's Flash memory. STVP also offers project mode for saving programming configurations and automating programming sequences.

#### 13.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of the application directly from an easy-to-use graphical interface. Available toolchains include:

#### C compiler for STM8

All compilers are available in free version with a limited code size depending on the compiler. For more information, refer to www.cosmic-software.com, www.raisonance.com, and www.iar.com.

#### STM8 assembler linker

Free assembly toolchain included in the STM8 toolset, which allows users to assemble and link their application source code.

## 13.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8A Flash microcontroller on the application board via the SWIM protocol. Additional tools are to include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming the STM8A.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.

114/125 DocID14395 Rev 15

# 14 Revision history

Table 55. Document revision history

Date	Revision	Changes
31-Jan-2008	1	Initial release
22-Aug-2008	2	Added 'H' products to the datasheet (Flash no EEPROM).  Section: Features on cover page: Updated Memories, Reset and supply management, Communication interfaces and I/Os; reduced wakeup pins by 1.  Table 1: Device summary: Removed STM8AF6168, STM8AF6148, STM8AF6166, STM8AF6146, STM8AF5166, STM8AF5176, and STM8AF5166.  Section 1: Introduction, Section 5: Product overview, Section 9: Option bytes, Section 6.2: Alternate function remapping, Table 21: Current characteristics: Updated reference documentation: RM0009, PM0047, and UM0470.  Section 2: Description: added information about peak performance. Section 3: Product line-up: Removed STM8A common features table.  Table 4: Peripheral clock gating bits (CLK_PCKENR1): Removed STM8AF5186T, STM8AF5176T, STM8AF5168T, and STM8AF5186T, STM8AF5176T, STM8AF5168T, and STM8AF6168T, STM8AF5166T, STM8AF6148T, and STM8AF6168T, STM8AF6166T, STM8AF6148T, and STM8AF6146T.  Section 5: Peripheral clock gating bits (CLK_PCKENR2): Removed STM8AF6146T.  Section 5: 5: Peripheral clock gating bits (CLK_PCKENR2): Removed STM8AF6146T.  Section 5: 5: Set kHz low-speed internal RC oscillator (LSI): Major modification, TMU included.  Section 5: 5: 2: 16 MHz high-speed internal RC oscillator (LSI): User trimming updated.  Section 5: 5: External clock input: Maximum frequency conditional 32 Kbyte/128 Kbyte.  Section 5: 5: External clock input: Maximum frequency conditional 32 Kbyte/128 Kbyte.  Section 5: 8: Analog to digital converter (ADC): Scan for 128 Kbyte removed.  Section 5: 8: Analog to digital converter (ADC): Scan for 128 Kbyte removed.  Section 5: 8: Analog to digital converter (ADC): Scan for 128 Kbyte removed.  Section 5: 9: Communication interfaces, Section 5: 9:3: Serial peripheral interface (SPI): SPI 10 Mb/s.  Figure 3: LQFP 80-pin pinout, Figure 4: LQFP 64-pin pinout, Figure 6: STM8AF62xx LQFP/VFQFPN 32-pin pinout. Amended footnote 1.  Table 12: Memory model 128K: HS output changed from 20 mA to 8 mA.  Section 7: Memory and register map: Corrected Table 8: Register and memory



Table 55. Document revision history (continued)

Date	Revision	Changes
13-Apr-2010	6	Updated title on cover page.  Modified cover page header to clarify the part numbers covered by the datasheets. Updated footnote on <i>Table 1: Device summary</i> to add 'P' order codes.  Changed definition of 'P' order codes.  'Q' order codes (FASTROM and EEPROM) removed.  Reorganized the content of <i>Section 5: Product overview</i> . <i>Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description</i> updated PD7/TLI alternate function, removed caution note for PD6/ LINUART_RX, and added note to PA1/OSCIN.  Renamed <i>Section 7: Memory and register map</i> , and merged content with <i>Section: Register map</i> . Updated <i>Figure 8: Register and memory map</i> .  Renamed BL_EN and NBL_EN, BL and NBL, respectively, in <i>Table 18: Option bytes</i> .  Updated AFR4 definition in <i>Table 19: Option byte description</i> .  Added C <sub>EXT</sub> in <i>Table 24: General operating conditions</i> , and <i>Section 10.3.1: VCAP external capacitor</i> .  Updated t <sub>VDD</sub> in <i>Table 25: Operating conditions at power-up/power-down</i> .  Moved <i>Table 30: Typical peripheral current consumption VDD = 5.0</i> V to <i>Section: Current consumption for on-chip peripherals</i> .  Removed V <sub>ESD(MM)</sub> from <i>Table 47: ESD absolute maximum ratings</i> .  Updated <i>Section 12: Ordering information</i> to the devices supported by the datasheet.  Updated <i>Section 13: STM8 development tools</i> .
08-Jul-2010	7	Added STM8AF5168 and STM8AF518A part number in <i>Figure 4</i> , and STM8AF618A in <i>Figure 5</i> . Added STM8AF52xx, STM8AF6269, STM8AF628x, and STM8AF62Ax.  Updated D temperature range to -40 to 150°C.  Updated number of I/Os on cover page.  Added <i>Table 23: Operating lifetime</i> .  Restored V <sub>ESD(MM)</sub> from <i>Table 47: ESD absolute maximum ratings</i> . <i>Table 24: General operating conditions</i> : updated V <sub>CAP</sub> information.  ESL parameter, and range D maximum junction temperature (T <sub>J</sub> ).  Added STM8AF52xx and STM8AF62xx, and footnote in <i>Section 12: Ordering information</i> .  Updated <i>Section 13: STM8 development tools</i> : added <i>Table: Product evolution summary</i> , and split the beCAN time triggered communication mode limitation in two sections.



Table 55. Document revision history (continued)

Date	Revision	Changes
2410		<u> </u>
30-Jan-2011	8 (continued)	Removed note 1 in <i>Table 24: General operating conditions</i> and note 1 below <i>Figure 11: fCPUmax versus VDD</i> .  Removed note 3 in <i>Table 26: Total current consumption in Run, Wait and Slow mode. General conditions for VDD apply, TA = -40 °C to 150 °C</i> .  Removed note 2 in <i>Table 31: HSE external clock characteristics</i> and <i>Table 35: Flash program memory/data EEPROM memory</i> Removed note 1 in <i>Table 37: Data memory</i> . Modified T <sub>WE</sub> maximum value in <i>Table 36: Flash program memory</i> and <i>Table 37: Data memory</i> .  Added t <sub>IFP(NRST)</sub> and renamed V <sub>F(NRST)</sub> t <sub>IFP</sub> in <i>Table 39: NRST pin characteristics</i> .  Added recommendation concerning NRST pin level, and power consumption sensitive applications, above <i>Figure 39: Recommended reset pin protection</i> , and updated external capacitor value.  Updated <i>Note 1</i> in <i>Table 40: TIM 1, 2, 3, and 4 electrical specifications</i> .  Updated <i>Note 1</i> in <i>Table 41: SPI characteristics</i> .  Moved know limitations to separate errata sheet.  Added "not recommended for new design" note to device family 51, memory size 7 and 9, and temperature range B, in <i>Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1</i> .  Added Raisonance compiler in <i>Section 13.2: Software tools</i> .
18-Jul-2012	9	Updated wildcards of document part numbers.  Added VFQFPN package.  Added STM8AF62A6 part number.  Table 1: Device summary updated footnote 1 and added footnote 2.  Table: STM8AF52xx product line-up with CAN and Table:  STM8AF62xx product line-up without CAN: added "P" version for all order codes; updated size of data EEPROM for 64K devices to 2K instead of 1.5K; updated RAM.  Figure 1: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax block diagram: updated POR, BOR and WDG; removed PDR; added legend.  Section 5.4: Flash program and data EEPROM: removed non relevant bullet points and added a sentence about the factory program.  Added Table 4: Peripheral clock gating bits (CLK_PCKENR1) and updated Table 5: Peripheral clock gating bits (CLK_PCKENR2)  Section: ADC features: updated ADC input range.  Table 12: Memory model 128K: updated RAM size, RAM end addresses, and stack roll-over addresses; updated footnote 1  Table 18: Option bytes: updated factory default setting for NOPT17; updated footnotes.  Table 20: Voltage characteristics: updated VDDX - VDD to VDDX - VSS.  Table 24: General operating conditions: updated VCAP.

