



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	52
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af5289tcx

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2 Description

The STM8AF526x/8x/Ax and STM8AF6269/8x/Ax automotive 8-bit microcontrollers described in this datasheet offer from 32 Kbyte to 128 Kbyte of non volatile memory and integrated true data EEPROM. They are referred to as high density STM8A devices in STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

The STM8AF52 series features a CAN interface.

All devices of the STM8A product line provide the following benefits: reduced system cost, performance and robustness, short development cycles, and product longevity.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, wtachdog, and brown-out reset.

Device performance is ensured by 20 MIPS at 24 MHz CPU clock frequency and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across a common family product architecture with compatible pinout, memory map, and modular peripherals. Full documentation is offered with a wide choice of development tools.

Product longevity is ensured in the STM8A family thanks to their advanced core which is made in a state-of-the art technology for automotive applications with 3.3 V to 5.5 V operating supply.

All STM8A and ST7 microcontrollers are supported by the same tools including STVD/STVP development environment, the STice emulator and a low-cost, third party incircuit debugging tool.



The ROP circuit may provide a temporary access for debugging or failure analysis. The temporary read access is protected by a user defined, 8-byte keyword stored in the option byte area. This keyword must be entered via the SWIM interface to temporarily unlock the device.

If desired, the temporary unlock mechanism can be permanently disabled by the user through OPT6/NOPT6 option bytes.

# 5.5 Clock controller

The clock controller distributes the system clock coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness.

# 5.5.1 Features

- Clock sources
  - 16 MHz high-speed internal RC oscillator (HSI)
  - 128 kHz low-speed internal RC (LSI)
  - 1-24 MHz high-speed external crystal (HSE)
  - Up to 24 MHz high-speed user-external clock (HSE user-ext)
- **Reset**: After reset the microcontroller restarts by default with an internal 2-MHz clock (16 MHz/8). The clock source and speed can be changed by the application program as soon as the code execution starts.
- **Safe clock switching**: Clock sources can be changed safely on the fly in Run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management**: To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Wakeup**: In case the device wakes up from low-power modes, the internal RC oscillator (16 MHz/8) is used for quick startup. After a stabilization time, the device switches to the clock source that was selected before Halt mode was entered.
- **Clock security system (CSS)**: The CSS permits monitoring of external clock sources and automatic switching to the internal RC (16 MHz/8) in case of a clock failure.
- **Configurable main clock output (CCO)**: This feature permits to output a clock signal for use by the application.

# 5.5.2 16 MHz high-speed internal RC oscillator (HSI)

- Default clock after reset 2 MHz (16 MHz/8)
- Fast wakeup time

## **User trimming**

The register CLK\_HSITRIMR with two trimming bits plus one additional bit for the sign permits frequency tuning by the application program. The adjustment range covers all possible frequency variations versus supply voltage and temperature. This trimming does not change the initial production setting.



DocID14395 Rev 15

# 5.8 Analog to digital converter (ADC)

The STM8A products described in this datasheet contain a 10-bit successive approximation ADC with up to 16 multiplexed input channels, depending on the package.

The ADC name differs between the datasheet and the STM8A/S reference manual (see *Table 8*).

Table	8.	ADC	naming
-------	----	-----	--------

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)	
ADC	ADC2	

## **ADC** features

- 10-bit resolution
- Single and continuous conversion modes
- Programmable prescaler: f<sub>MASTER</sub> divided by 2 to 18
- Conversion trigger on timer events, and external events
- Interrupt generation at end of conversion
- Selectable alignment of 10-bit data in 2 x 8 bit result registers
- Shadow registers for data consistency
- ADC input range: V<sub>SSA</sub> ≤V<sub>IN</sub> ≤V<sub>DDA</sub>
- Schmitt-trigger on analog inputs can be disabled to reduce power consumption

# 5.9 Communication interfaces

The following sections give a brief overview of the communication peripheral. Some peripheral names differ between the datasheet and STM8S series and STM8AF series 8-bit microcontrollers reference manual (see *Table 9*).

· · ·	
Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
USART	UART1
LINUART	UART3

## Table 9. Communication peripheral naming correspondence

# 5.9.1 Universal synchronous/asynchronous receiver transmitter (USART)

The devices covered by this datasheet contain one USART interface. The USART can operate in standard SCI mode (serial communication interface, asynchronous) or in SPI emulation mode. It is equipped with a 16 bit fractional prescaler. It features LIN master support.



Address	Block	Register label	Register name	Reset status
0x00 5014		PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0xXX <sup>(1)</sup>
0x00 5016	Port E	PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018		PE_CR2	Port E control register 2	0x00
0x00 5019		PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0xXX <sup>(1)</sup>
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00
0x00 501E		PG_ODR	Port G data output latch register	0x00
0x00 501F		PG_IDR	Port G input pin value register	0xXX <sup>(1)</sup>
0x00 5020	Port G	PG_DDR	Port G data direction register	0x00
0x00 5021		PG_CR1	Port G control register 1	0x00
0x00 5022		PG_CR2	Port G control register 2	0x00
0x00 5023		PH_ODR	Port H data output latch register	0x00
0x00 5024		PH_IDR	Port H input pin value register	0xXX <sup>(1)</sup>
0x00 5025	Port H	PH_DDR	Port H data direction register	0x00
0x00 5026		PH_CR1	Port H control register 1	0x00
0x00 5027		PH_CR2	Port H control register 2	0x00
0x00 5028		PI_ODR	Port I data output latch register	0x00
0x00 5029		PI_IDR Port I input pin value register		0xXX <sup>(1)</sup>
0x00 502A	Port I	PI_DDR	Port I data direction register	0x00
0x00 502B		PI_CR1	Port I control register 1	0x00
0x00 502C		PI_CR2	Port I control register 2	0x00

Table 13. I/O	port hardware reg	jister map	(continued)

1. Depends on the external circuitry.



Address	Block	Register label	Register name	Reset status		
0x00 7F81 to 0x00 7F8F		Reserved area (15 bytes)				
0x00 7F90		DM_BK1RE	DM breakpoint 1 register extended byte	0xFF		
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF		
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF		
0x00 7F93		DM_BK2RE	DM breakpoint 2 register extended byte	0xFF		
0x00 7F94		DM_BK2RH	DM breakpoint 2 register high byte	0xFF		
0x00 7F95	DM	DM_BK2RL	DM breakpoint 2 register low byte	0xFF		
0x00 7F96		DM_CR1 DM debug module control register 1		0x00		
0x00 7F97		DM_CR2	DM debug module control register 2	0x00		
0x00 7F98		DM_CSR1	DM debug module control/status register 1	0x10		
0x00 7F99		DM_CSR2	DM debug module control/status register 2	0x00		
0x00 7F9A		DM_ENFCTR	DM enable function register	0xFF		
0x00 7F9B to 0x00 7F9F			Reserved area (5 bytes)			

## Table 15. CPU/SWIM/debug module/interrupt controller registers (continued)

1. Accessible by debug module only

2. Product dependent value, see Figure 8: Register and memory map.

Address	Block	Register label	Register name	Reset status
0x00 5800		TMU_K1	Temporary memory unprotection key register 1	0x00
0x00 5801		TMU_K2	Temporary memory unprotection key register 2	0x00
0x00 5802		TMU_K3	Temporary memory unprotection key register 3	0x00
0x00 5803		TMU_K4	Temporary memory unprotection key register 4	0x00
0x00 5804	TMU	TMU_K5	Temporary memory unprotection key register 5	0x00
0x00 5805		TMU_K6	Temporary memory unprotection key register 6	0x00
0x00 5806		TMU_K7	Temporary memory unprotection key register 7	0x00
0x00 5807		TMU_K8	Temporary memory unprotection key register 8	0x00
0x00 5808		TMU_CSR	Temporary memory unprotection control and status register	0x00

## Table 16. Temporary memory unprotection registers



# **10** Electrical characteristics

# 10.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V<sub>SS</sub>.

# 10.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = -40$  °C,  $T_A = 25$  °C, and  $T_A = T_{Amax}$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

# 10.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = 5.0$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.

## 10.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

# 10.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 9*.







#### **Operating conditions** 10.3

Symbol	Parameter	Conditions	Min	Max	Unit	
£	Internal CPI Lelack fraguency	1 wait state T <sub>A</sub> = -40 °C to 150 °C	16	24	MH-7	
'CPU		0 wait state T <sub>A</sub> = -40 °C to 150 °C	0	16		
$V_{DD/}V_{DDIO}$	Standard operating voltage	-	3.0	5.5	V	
V <sub>CAP</sub> <sup>(1)</sup>	C <sub>EXT</sub> : capacitance of external capacitor	-	470	3300	nF	
	ESR of external capacitor	at 1 MHz <sup>(2)</sup>	-	0.3	Ω	
	ESL of external capacitor		-	15	nH	
		Suffix A		85		
T <sub>A</sub>	Ambient temperature	Suffix C	- 40	125		
		Suffix D		150	°C	
TJ		Suffix A		90	C	
	Junction temperature range	Suffix C	- 40	130		
		Suffix D		155		

<b>Fable</b>	24.	General	operating	conditions
abic	<u> </u>	General	operating	contaitions

Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum value must be respected for the full application range.

2. This frequency of 1 MHz as a condition for  $V_{CAP}$  parameters is given by design of internal regulator.

fcpu [MHz] 24 Functionality guaranteed @TA -40 to 150 °C at 1 waitstate Functionality. not guaranteed 16 in this area 12 Functionality guaranteed @TA -40 to 150 °C at 0 waitstate 8 4 0 3.0 4.0 5.0 5.5 Supply voltage [V] MSv44121V1

# Figure 11. f<sub>CPUmax</sub> versus V<sub>DD</sub>



## **Current consumption curves**

*Figure 13* to *Figure 18* show typical current consumption measured with code executing in RAM.





DocID14395 Rev 15

# 10.3.5 Memory characteristics

## Flash program memory/data EEPROM memory

General conditions: T<sub>A</sub> = -40 °C to 150 °C.

## Table 35. Flash program memory/data EEPROM memory

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max	Unit
V <sub>DD</sub>	Operating voltage (all modes, execution/write/erase)	f <sub>CPU</sub> is 16 to 24 MHz with 1 ws f <sub>CPU</sub> is 0 to 16 MHz with 0 ws	3.0	-	5.5	V
V <sub>DD</sub>	Operating voltage (code execution)	f <sub>CPU</sub> is 16 to 24 MHz with 1 ws f <sub>CPU</sub> is 0 to 16 MHz with 0 ws	2.6	-	5.5	v
t <sub>prog</sub>	Standard programming time (including erase) for byte/word/block (1 byte/4 bytes/128 bytes)	-	-	6	6.6	
prog	Fast programming time for 1 block (128 bytes)	-	-	3	3.3	ms
t <sub>erase</sub>	Erase time for 1 block (128 bytes)	-	-	3	3.3	

1. Guaranteed by characterization results, not tested in production.

## Table 36. Flash program memory

Symbol	Parameter	Condition	Min	Max	Unit
T <sub>WE</sub>	Temperature for writing and erasing	-	-40	150	°C
N <sub>WE</sub>	Flash program memory endurance (erase/write cycles) <sup>(1)</sup>	T <sub>A</sub> = 25 °C	1000	-	cycles
t <sub>RET</sub>	Data rotantian time	T <sub>A</sub> = 25 °C	40	-	Vears
		T <sub>A</sub> = 55 °C	20	-	years

1. The physical granularity of the memory is four bytes, so cycling is performed on four bytes even when a write/erase operation addresses a single byte.



- 2. Guaranteed by design.
- 3. Guaranteed by characterization results, not tested in production.





# Figure 24. Typical pull-up resistance $R_{PU}$ vs $V_{DD}$ @ four temperatures





# 10.3.7 Reset pin characteristics

Subject to general operating conditions for  $V_{\text{DD}}$  and  $T_{\text{A}}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub>	NRST low-level input voltage <sup>(1)</sup>	-	V <sub>SS</sub>	-	$0.3 \times V_{DD}$	
V <sub>IH(NRST)</sub>	NRST high-level input voltage <sup>(1)</sup>	-	$0.7 \times V_{DD}$	-	$V_{DD}$	V
V <sub>OL(NRST)</sub>	NRST low-level output voltage <sup>(1)</sup>	I <sub>OL</sub> = 3 mA	-	-	0.6	
R <sub>PU(NRST)</sub>	NRST pull-up resistor	-	30	40	60	kΩ
t <sub>IFP</sub>	NRST input filtered pulse <sup>(1)</sup>	-	85	-	315	
t <sub>INFP(NRST)</sub>	NRST Input not filtered pulse duration <sup>(2)</sup>	-	500	-	-	ns

Table 39. NRST pin characteristics	Table 39.	NRST	pin	characteristics
------------------------------------	-----------	------	-----	-----------------

1. Guaranteed by characterization results, not tested in production.

2. Guaranteed by design, not tested in production.



# Figure 36. Typical NRST $V_{\rm IL}$ and $V_{\rm IH}$ vs $V_{\rm DD}$ @ four temperatures



## **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



## Figure 47. LQFP80 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.



-		puonago mo	onamour aut		1	
Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Мах	Min	Тур	Мах
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
К	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
CCC	-	-	0.080	-	-	0.0031

# Table 50. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



## **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



## Figure 56. LQFP32 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.



Querra ha ch		millimeters	-		inches <sup>(1)</sup>	
Symbol	Min	Тур	Мах	Min	Тур	Max
A	0.800	0.900	1.000	0.0315	0.0354	0.0394
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.200	-	-	0.0079	-
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D2	3.500	3.600	3.700	0.1378	0.1417	0.1457
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E2	3.500	3.600	3.700	0.1378	0.1417	0.1457
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.050	-	-	0.0020

# Table 53. VFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch very thin profile fine pitch quadflat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





Figure 58. VFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package recommended footprint

1. Dimensions are expressed in millimeters.



# 13 STM8 development tools

Development tools for the STM8A microcontrollers include the

- STice emulation system offering tracing and code profiling
- STVD high-level language debugger including assembler and visual development environment seamless integration of third party C compilers
- STVP Flash programming software

In addition, the STM8A comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

# 13.1 Emulation and in-circuit debugging tools

The STM8 tool line includes the STice emulation system offering a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8A application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full-featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including tracing, profiling and code coverage analysis to help detect execution bottlenecks and dead code.

In addition, STice offers in-circuit debugging and programming of STM8A microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows users to order exactly what they need to meet their development requirements and to adapt their emulation system to support existing and future ST microcontrollers.

# 13.1.1 STice key features

- Program and data trace recording up to 128 K records
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Real-time read/write of all device resources during emulation
- Occurrence and time profiling and code coverage analysis (new features)
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- USB 2.0 high-speed interface to host PC
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows users to specify the components they need to meet their development requirements and adapt to future requirements
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.



Date	Revision	Changes
16-Sep-2008	3	Replaced the salestype 'STM8H61xx' with 'STM8AH61xx on the first page. Added 'part numbers' to heading rows of <i>Table 1: Device summary</i> . Updated the 80-pin package silhouette on cover page in line with POA 0062342-revD. <i>Table 18</i> : Renamed 'TMU key registers 0-7 [7:0]' as 'TMU key registers 1-8 [7:0]' <i>Section 9</i> : Updated introductory text concerning option bytes which do not need to be saved in a complementary form. <i>Table 18</i> : Renamed the option bits 'TMU[0:3]', 'NTMU[0:3]', and 'TMU_KEY 0-7 [7:0]' as 'TMU[3:0]', 'NTMU[3:0]', and 'TMU_KEY 1-8 [7:0]' respectively. <i>Table 21</i> : Updated values of option byte 5 (HSECNT[7:0]); inverted the description of option byte 6 (TMU[3:0]); renamed option bytes 8 to 15 'TMU_KEY 0-7 [7:0]', as 'TMU_KEY 1-8 [7:0]'. Updated 80-pin package information in line with POA 0062342-revD in <i>Figure 45</i> and <i>Table 53</i> .
01-Jul-2009	4	Added 'STM8AH61xx' and 'STM8AH51xx to document header. Updated : <i>Features on page 1</i> (memories, timers, operating temperature, ADC and I/Os). Updated <i>Table 1: Device summary</i> Updated <i>Table 1: Device summary</i> Updated Kbyte value of program memory in <i>Section: Introduction</i> Changed the first two lines from the top in <i>Section: Description</i> . Updated <i>Figure 1: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax</i> <i>block diagram</i> Updated Section 5: <i>Product overview</i> In <i>Figure 5: LQFP 48-pin pinout</i> , added USART function to pins 10, 11, and 12; added CAN Tx and CAN Rx functions to pins 35 and 36 respectively. <i>Section 6: Pinouts and pin description:</i> deleted the text below the <i>Table 10: Legend/abbreviation for the pin description table</i> <i>Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin</i> <i>description:</i> 68th, 69th pin (LQFP80): replaced X with a dash for PP output and Added a table footnote. Updated <i>Figure 8: Register and memory map</i> . <i>Table 12: Memory model 128K:</i> updated footnote Deleted the <i>Table: Stack and RAM partitioning</i> <i>Table 17: STM8A interrupt table:</i> Updated priorities 13, 15, 17, 20 and 24 and changed table footnote Updated <i>Section 7: Memory and register map</i> Updated <i>Table: Data memory, Table: I/O static characteristics</i> , and <i>Table 39: NRST pin characteristics.</i> <i>Section 10.1.1: Minimum and maximum values:</i> added ambient temperature T <sub>A</sub> = -40 °C Updated <i>Table 20: Voltage characteristics.</i> Updated <i>Table 21: Current characteristics.</i> Updated <i>Table 22: Thermal characteristics.</i> Updated <i>Table 22: Thermal characteristics.</i> Updated <i>Table 22: Thermal characteristics.</i> Updated <i>Table 24: General operating conditions.</i>

Table 55. Document revision history (continued)



Date	Revision	Changes
01-Jul-2009	4 (continued)	Removed table: Total current consumption and timing in halt, fast active halt and slow active halt modes at V <sub>DD</sub> = 3.3 V. Added Table 28: Oscillator current consumption. Added Table 29: Programming current consumption. Updated Table 30: Typical peripheral current consumption VDD = 5.0 V Updated Table 31: HSE external clock characteristics. Updated Table 32: HSE oscillator characteristics. Table 20: HSE oscillator circuit diagram: changed 'consumption control' to 'current control' Section : HSE oscillator critical gm formula: clarified formula Updated Table 33: HSI oscillator characteristics. Removed 'RAM and hardware registers' Removed 'Table 35: Flash program memory/data EEPROM memory Added Table 36: Flash program memory. Added Table 37: Data memory. Updated Table 38: I/O static characteristics. Updated Table 38: I/O static characteristics. Updated Table 38: I/O static characteristics. Updated Table 39: NRST pin characteristics. Updated Table 39: NRST pin characteristics. Updated Table 40: TIM 1, 2, 3, and 4 electrical specifications Section 10.3.9: SPI interface: changed title from "SPI serial peripheral interface". Updated Table 41: SPI characteristics. Figure 40: SPI timing diagram in slave mode and with CPHA = 0: Changed the title. Updated Table 43: ADC characteristics. Updated Table 43: Typical application with ADC. Removed Table: ADC accuracy for VDDA = 3.3 V. Updated Table 43: Typical application with ADC. Removed Table: ADC accuracy for VDDA = 5 V. Updated Table 44: ADC accuracy for VDDA = 5 V. Updated Table 44: Electrical sensitivities. Added text about Ecopack in the Section 11: Package information. Figure 48: LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline: deleted footnote. Updated Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1. Added Section 13: STM8 development tools.
22-Oct-2009	5	Updated <i>Table 1: Device summary</i> : added STM8AF5178, STM8AF519A and STM8AF619A.

Table 55. Document revision history (continued)



Date	Revision	Changes
13-Oct-2016	14	<ul> <li>Updated:</li> <li>Title of <i>Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout</i>, (previously STM8AF5286UC VFQFPN32 32-pin pinout)</li> <li>Footnotes of <i>Figure 60: STM8AF526x/8x/Ax and</i> <i>STM8AF6269/8x/Ax ordering information scheme1</i></li> <li><i>Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin</i> <i>description</i> replaced "STM8AF5286UC VQFPN32" with "STM8AF52x6 VQFPN32" at header row</li> <li>Section 10.2: Absolute maximum ratings</li> <li>Section : Device marking on page 93</li> <li>Section : Device marking on page 96</li> <li>Section : Device marking on page 104</li> <li>Section : Device marking on page 108</li> <li>Added:</li> <li>Footnote on <i>Figure 47: LQFP80 marking example (package top</i> <i>view)</i>, <i>Figure 50: LQFP64 marking example (package top view)</i>, <i>Figure 56: LQFP32 marking example (package top view)</i>, <i>Figure 59: VFQFPN32 marking example (package top view)</i>.</li> </ul>
10-Nov-2016	15	Updated header row and PA6/USART_CK pin row on <i>Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description.</i>

|--|

