



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	68
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af528atcy

List of tables

Table 1.	Device summary	1
Table 2.	STM8AF526x/8x/Ax product line-up with CAN	
Table 3.	STM8AF6269/8x/Ax product line-up without CAN	
Table 4.	Peripheral clock gating bits (CLK_PCKENR1)	
Table 5.	Peripheral clock gating bits (CLK_PCKENR2)	
Table 6.	Advanced control and general purpose timers	
Table 7.	TIM4	
Table 8.	ADC naming	
Table 9.	Communication peripheral naming correspondence	
Table 10.	Legend/abbreviation for the pin description table	
Table 11.	STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description	
Table 12.	Memory model 128K	
Table 13.	I/O port hardware register map	
Table 14.	General hardware register map	
Table 15.	CPU/SWIM/debug module/interrupt controller registers	
Table 16.	Temporary memory unprotection registers	
Table 17.	STM8A interrupt table	
Table 18.	Option bytes	
Table 19.	Option byte description	
Table 20.	Voltage characteristics	
Table 21.	Current characteristics	
Table 22.	Thermal characteristics	
Table 23.	Operating lifetime	
Table 24.	General operating conditions	
Table 25.	Operating conditions at power-up/power-down	
Table 26.	Total current consumption in Run, Wait and Slow mode. General conditions	
	for V_{DD} apply, $T_A = -40$ °C to 150 °C	. 64
Table 27.	Total current consumption in Halt and Active-halt modes. General conditions for V _{DD}	
	applied. T _A = -40 °C to 55 °C unless otherwise stated	65
Table 28.	Oscillator current consumption	
Table 29.	Programming current consumption	
Table 30.	Typical peripheral current consumption V _{DD} = 5.0 V	
Table 31.	HSE external clock characteristics	
Table 32.	HSE oscillator characteristics	. 69
Table 33.	HSI oscillator characteristics	. 70
Table 34.	LSI oscillator characteristics	. 71
Table 35.	Flash program memory/data EEPROM memory	. 72
Table 36.	Flash program memory	. 72
Table 37.	Data memory	
Table 38.	I/O static characteristics	
Table 39.	NRST pin characteristics	. 78
Table 40.	TIM 1, 2, 3, and 4 electrical specifications	
Table 41.	SPI characteristics	. 81
Table 42.	I ² C characteristics	
Table 43.	ADC characteristics	. 85
Table 44.	ADC accuracy for V _{DDA} = 5 V	. 86
Table 45.	EMS data	
Table 46.	EMI data	00



1. Legend:
ADC: Analog-to-digital converter
beCAN: Controller area network
BOR: Brownout reset
I²C: Inter-integrated circuit multimaster interface
IWDG: Independent window watchdog
LINUART: Local interconnect network universal asynchronous receiver transmitter
POR: Power on reset
SPI: Serial peripheral interface
SWIM: Single wire interface module
USART: Universal synchronous asynchronous receiver transmitter
Window WDG: Window watchdog



5.2 Single wire interface module (SWIM) and debug module (DM)

5.2.1 SWIM

The single wire interface module, SWIM, together with an integrated debug module, permits non-intrusive, real-time in-circuit debugging and fast memory programming. The interface can be activated in all device operation modes and can be connected to a running device (hot plugging). The maximum data transmission speed is 145 bytes/ms.

5.2.2 Debug module

The non-intrusive debugging module features a performance close to a full-flavored emulator. Besides memory and peripheral operation, CPU operation can also be monitored in real-time by means of shadow registers.

- R/W of RAM and peripheral registers in real-time
- R/W for all resources when the application is stopped
- Breakpoints on all program-memory instructions (software breakpoints), except the interrupt vector table
- Two advanced breakpoints and 23 predefined breakpoint configurations

5.3 Interrupt controller

- Nested interrupts with three software priority levels
- 24 interrupt vectors with hardware priority
- Five vectors for external interrupts (up to 37 depending on the package)
- Trap and reset interrupts

5.4 Flash program and data EEPROM

- 32 Kbytes to 128 Kbytes of high density single voltage Flash program memory
- Up to 2 Kbytes true (not emulated) data EEPROM
- Read while write: writing in the data memory is possible while executing code in the Flash program memory.

The whole Flash program memory and data EEPROM are factory programmed with 0x00.

5.4.1 Architecture

- The memory is organized in blocks of 128 bytes each
- Read granularity: 1 word = 4 bytes
- Write/erase granularity: 1 word (4 bytes) or 1 block (128 bytes) in parallel
- Writing, erasing, word and block management is handled automatically by the memory interface.

The ROP circuit may provide a temporary access for debugging or failure analysis. The temporary read access is protected by a user defined, 8-byte keyword stored in the option byte area. This keyword must be entered via the SWIM interface to temporarily unlock the device.

If desired, the temporary unlock mechanism can be permanently disabled by the user through OPT6/NOPT6 option bytes.

5.5 Clock controller

The clock controller distributes the system clock coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness.

5.5.1 Features

- Clock sources
 - 16 MHz high-speed internal RC oscillator (HSI)
 - 128 kHz low-speed internal RC (LSI)
 - 1-24 MHz high-speed external crystal (HSE)
 - Up to 24 MHz high-speed user-external clock (HSE user-ext)
- Reset: After reset the microcontroller restarts by default with an internal 2-MHz clock (16 MHz/8). The clock source and speed can be changed by the application program as soon as the code execution starts.
- Safe clock switching: Clock sources can be changed safely on the fly in Run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management**: To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- Wakeup: In case the device wakes up from low-power modes, the internal RC oscillator (16 MHz/8) is used for quick startup. After a stabilization time, the device switches to the clock source that was selected before Halt mode was entered.
- Clock security system (CSS): The CSS permits monitoring of external clock sources and automatic switching to the internal RC (16 MHz/8) in case of a clock failure.
- Configurable main clock output (CCO): This feature permits to output a clock signal for use by the application.

5.5.2 16 MHz high-speed internal RC oscillator (HSI)

- Default clock after reset 2 MHz (16 MHz/8)
- Fast wakeup time

User trimming

The register CLK_HSITRIMR with two trimming bits plus one additional bit for the sign permits frequency tuning by the application program. The adjustment range covers all possible frequency variations versus supply voltage and temperature. This trimming does not change the initial production setting.



Control bit Peripheral PCKEN27 CAN PCKEN26 Reserved PCKEN25 Reserved PCKEN24 Reserved PCKEN23 **ADC** PCKEN22 **AWU** PCKEN21 Reserved PCKEN20 Reserved

Table 5. Peripheral clock gating bits (CLK PCKENR2)

5.6 Low-power operating modes

For efficient power management, the application can be put in one of four different low-power modes. Users can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- Wait mode
 - In this mode, the CPU is stopped but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- · Active-halt mode with regulator on
 - In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in Active-halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active-halt mode with regulator off
 - This mode is the same as Active-halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- Halt mode
 - CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

In all modes the CPU and peripherals remain permanently powered on, the system clock is applied only to selected modules. The RAM content is preserved and the brown-out reset circuit remains activated.



5.9.2 Universal asynchronous receiver/transmitter with LIN support (LINUART)

The devices covered by this datasheet contain one LINUART interface. The interface is available on all the supported packages. The LINUART is an asynchronous serial communication interface which supports extensive LIN functions tailored for LIN slave applications. In LIN mode it is compliant to the LIN standards rev 1.2 to rev 2.2.

Detailed feature list:

LIN mode

Master mode

- LIN break and delimiter generation
- LIN break and delimiter detection with separate flag and interrupt source for read back checking.

Slave mode

- Autonomous header handling one single interrupt per valid header
- Mute mode to filter responses
- Identifier parity error checking
- LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI) clock source
- Break detection at any time, even during a byte reception
- Header errors detection:
 - Delimiter too short
 - Synch field error
 - Deviation error (if automatic resynchronization is enabled)
 - Framing error in synch field or identifier field
 - Header time-out

UART mode

- Full duplex, asynchronous communications NRZ standard format (mark/space)
- High-precision baud rate generator
 - A common programmable transmit and receive baud rates up to f_{MASTER}/16
- Programmable data word length (8 or 9 bits) 1 or 2 stop bits parity control
- Separate enable bits for transmitter and receiver
- Error detection flags
- Reduced power consumption mode
- Multi-processor communication enter mute mode if address match does not occur
- Wakeup from mute mode (by idle line detection or address mark detection)
- Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line

24/125 DocID14395 Rev 15



5.9.3 Serial peripheral interface (SPI)

The devices covered by this datasheet contain one SPI. The SPI is available on all the supported packages.

- Maximum speed: 10 Mbit/s or f_{MASTER}/2 for master, 8 Mbit/s or f_{MASTER} /2 for slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave mode/master mode management by hardware or software for both master and slave
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- · Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag
- Hardware CRC feature for reliable communication:
 - CRC value can be transmitted as last byte in Tx mode
 - CRC error checking for last received byte

5.9.4 Inter integrated circuit (I²C) interface

The devices covered by this datasheet contain one I²C interface. The interface is available on all the supported packages.

- I²C master features:
 - Clock generation
 - Start and stop generation
- I²C slave features:
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds:
 - Standard speed (up to 100 kHz),
 - Fast speed (up to 400 kHz)
- Status flags:
 - Transmitter/receiver mode flag
 - End-of-byte transmission flag
 - I²C busy flag
- Error flags:
 - Arbitration lost condition for master mode
 - Acknowledgement failure after address/data transmission
 - Detection of misplaced start or stop condition
 - Overrun/underrun if clock stretching is disabled






Figure 6. STM8AF62xx LQFP/VFQFPN 32-pin pinout

1. HS stands for high sink capability.



Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

	Pir	n nu	mber				lı	npu	t		Out	put				
LQFP80	LQFP64	LQFP48	STM8AF62xx LQFP32/VFQFPN32	STM8AF52x6 VFQFPN32	Pin name	Туре	Floating	ndM	Ext. interrupt	High sink	Speed	ОО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
22	18	-	-	1	V _{REF+}	S	-	-	-	-	-	-	-	refe	positive rence tage	-
23	19	13	9	9	V_{DDA}	S	-	-	-	-	-	-	-	Analog po	wer supply	-
24	20	14	10	10	V_{SSA}	S	-	-	-	-	-	-	-	`	gground	-
25	21	ı	-	-	$V_{REF ext{-}}$	S	-	-	-	ı	-	-	-		negative ce voltage	-
26	22	-	-	1	PF0/AIN10	I/O	Х	Х	-	-	01	Х	Х	Port F0	Analog input 10	-
27	23	15	-	1	PB7/AIN7	I/O	Х	Х	Х	-	01	Х	Х	Port B7	Analog input 7	-
28	24	16	-	1	PB6/AIN6	I/O	X	Х	Х	-	01	Х	Х	Port B6	Analog input 6	-
29	25	17	11	11	PB5/AIN5	I/O	X	Х	Х	-	01	Х	Х	Port B5	Analog input 5	I ² C_SDA [AFR6]
30	26	18	12	12	PB4/AIN4	I/O	X	Х	Х	-	01	Х	Х	Port B4	Analog input 4	I ² C_SCL [AFR6]
31	27	19	13	13	PB3/AIN3	I/O	Х	Х	Х	-	01	Х	Х	Port B3	Analog input 3	TIM1_ETR [AFR5]
32	28	20	14	14	PB2/AIN2	I/O	х	Х	Х	-	01	Х	Х	Port B2	Analog input	TIM1_CH3N [AFR5]
33	29	21	15	15	PB1/AIN1	I/O	Х	Х	Х	-	01	Х	Х	Port B1	Analog input 1	TIM1_CH2N [AFR5]
34	30	22	16	16	PB0/AIN0	I/O	Х	Х	Х	-	01	Х	Х	Port B0	Analog input 0	TIM1_CH1N [AFR5]
35	1	1	-	-	PH4/TIM1_ETR	I/O	X	х	_	1	01	Х	Х	Port H4	Timer 1 - trigger input	-
36	-	1	-	-	PH5/ TIM1_CH3N	I/O	X	Х	-	1	O1	Х	Х	Port H5	Timer 1 - inverted channel 3	-
37	-	-	-	-	PH6/ TIM1_CH2N	I/O	X	х	-	-	O1	Х	х	Port H6	Timer 1 - inverted channel 2	-



Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

	Pir	nu	mber				lr	ıpu	t		Out	put			-	
LQFP80	LQFP64	LQFP48	STM8AF62xx LQFP32/VFQFPN32	STM8AF52x6 VFQFPN32	Pin name	Туре	Floating	Mpu	Ext. interrupt	High sink	Speed	ОО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
78	62	46	30	30	PD5/ LINUART_TX	I/O	X	Х	Х	-	O1	Х	х	Port D5	LINUART data transmit	-
79	63	47	31	31	PD6/ LINUART_RX	I/O	X	Х	Х	-	01	Х	х	Port D6	LINUART data receive	-
80	64	48	32	32	PD7/TLI ⁽⁵⁾	I/O	X	X	X	1	01	Х	Х	Port D7	Top level interrupt	-

^{1.} In Halt/Active-halt mode, this pin behaves as follows:

- 2. SPI and USTART are not available in STM8AF5286UC, refer to Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout for the pin names.
- 3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, week pull-up and protection diode to V_{DD} are not implemented)
- 4. The PD1 pin is in input pull-up during the reset phase and after reset release.
- 5. If this pin is configured as interrupt pin, it will trigger the TLI.



⁻ The input/output path is disabled.
- If the HSE clock is used for wakeup, the internal weak pull-up is disabled.
- If the HSE clock is off, the internal weak pull-up setting is used. It is configured through Px_CR1[7:0] bits of the corresponding port control register. Px_CR1[7:0] bits must be set correctly to ensure that the pin is not left floating in Halt/Active-halt mode.

Table 14. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5250		TIM1_CR1	TIM1 control register 1	0x00
0x00 5251		TIM1_CR2	TIM1 control register 2	0x00
0x00 5252		TIM1_SMCR	TIM1 slave mode control register	0x00
0x00 5253		TIM1_ETR	TIM1 external trigger register	0x00
0x00 5254		TIM1_IER	TIM1 Interrupt enable register	0x00
0x00 5255		TIM1_SR1	TIM1 status register 1	0x00
0x00 5256		TIM1_SR2	TIM1 status register 2	0x00
0x00 5257		TIM1_EGR	TIM1 event generation register	0x00
0x00 5258		TIM1_CCMR1	TIM1 capture/compare mode register 1	0x00
0x00 5259		TIM1_CCMR2	TIM1 capture/compare mode register 2	0x00
0x00 525A		TIM1_CCMR3	TIM1 capture/compare mode register 3	0x00
0x00 525B		TIM1_CCMR4	TIM1 capture/compare mode register 4	0x00
0x00 525C		TIM1_CCER1	TIM1 capture/compare enable register 1	0x00
0x00 525D		TIM1_CCER2	TIM1 capture/compare enable register 2	0x00
0x00 525E		TIM1_CNTRH	TIM1 counter high	0x00
0x00 525F	TIN 4.4	TIM1_CNTRL	TIM1 counter low	0x00
0x00 5260	TIM1	TIM1_PSCRH	TIM1 prescaler register high	0x00
0x00 5261		TIM1_PSCRL	TIM1 prescaler register low	0x00
0x00 5262		TIM1_ARRH	TIM1 auto-reload register high	0xFF
0x00 5263		TIM1_ARRL	TIM1 auto-reload register low	0xFF
0x00 5264		TIM1_RCR	TIM1 repetition counter register	0x00
0x00 5265		TIM1_CCR1H	TIM1 capture/compare register 1 high	0x00
0x00 5266		TIM1_CCR1L	TIM1 capture/compare register 1 low	0x00
0x00 5267		TIM1_CCR2H	TIM1 capture/compare register 2 high	0x00
0x00 5268		TIM1_CCR2L	TIM1 capture/compare register 2 low	0x00
0x00 5269		TIM1_CCR3H	TIM1 capture/compare register 3 high	0x00
0x00 526A		TIM1_CCR3L	TIM1 capture/compare register 3 low	0x00
0x00 526B		TIM1_CCR4H	TIM1 capture/compare register 4 high	0x00
0x00 526C		TIM1_CCR4L	TIM1 capture/compare register 4 low	0x00
0x00 526D		TIM1_BKR	TIM1 break register	0x00
0x00 526E		TIM1_DTR	TIM1 dead-time register	0x00
0x00 526F		TIM1_OISR	TIM1 output idle state register	0x00
0x00 5270 to 0x00 52FF		Re	served area (147 bytes)	



Table 19. Option byte description

OPT0 ROP[7:0]: Memory readout protection (ROP) 0xAA: Enable readout protection (write access via SWIM protocol) Note: Refer to STM8S series and STM8AF series 8-bit microcontrolle reference manual (RM0016) section on Flash/EEPROM memory readout protection for details. UBC[7:0]: User boot code area 0x00: No UBC, no write-protection 0x01: Page 0 to 1 defined as UBC, memory write-protected 0x02: Page 0 to 3 defined as UBC, memory write-protected 0x03 to 0xFF: Pages 4 to 255 defined as UBC, memory write-protected Note: Refer to STM8S series and STM8AF series 8-bit microcontrolle reference manual (RM0016) section on Flash/EEPROM write protectifor more details. AFR7: Alternate function remapping option 7 0: Port D4 alternate function = TIM2_CH1 1: Port D4 alternate function = BEEP AFR6: Alternate function remapping option 6 0: Port B5 alternate function = AIN5, port B4 alternate function = I²C_SCL. AFR5: Alternate function = AIN3, port B4 alternate function = I²C_SCL. AFR5: Alternate function = AIN1, port B0 alternate function = AIN2, port B1 alternate function = AIN1, port B0 alternate function = AIN2, port B1 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH2N, p		Table 19. Option byte description
OPTO OXAA: Enable readout protection (write access via SWIM protocol) Note: Refer to STM8S series and STM8AF series 8-bit microcontrolle reference manual (RM0016) section on Flash/EEPROM memory readout protection for details. UBC[7:0]: User boot code area 0x00: No UBC, no write-protection 0x01: Page 0 to 1 defined as UBC, memory write-protected 0x02: Page 0 to 3 defined as UBC, memory write-protected 0x03: to 0xFF: Pages 4 to 255 defined as UBC, memory write-protected Note: Refer to STM8S series and STM8AF series 8-bit microcontrolle reference manual (RM0016) section on Flash/EEPROM write protectifor more details. AFR7: Alternate function remapping option 7 0: Port D4 alternate function = TIM2_CH1 1: Port D4 alternate function = BEEP AFR6: Alternate function remapping option 6 0: Port B5 alternate function = AIN5, port B4 alternate function = I²C_SCL. AFR5: Alternate function = I²C_SDA, port B4 alternate function = I²C_SCL. AFR5: Alternate function remapping option 5 0: Port B3 alternate function = AIN3, port B2 alternate function = AIN2, port B1 alternate function = AIN1, port B0 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH3N, alternate function = TLI 0PT2 AFR3: Alternate function remapping option 3	Option byte no.	Description
Ox00: No UBC, no write-protection 0x01: Page 0 to 1 defined as UBC, memory write-protected 0x02: Page 0 to 3 defined as UBC, memory write-protected 0x03 to 0xFF: Pages 4 to 255 defined as UBC, memory write-protected Note: Refer to STM8S series and STM8AF series 8-bit microcontrolle reference manual (RM0016) section on Flash/EEPROM write protectifor more details. AFR7: Alternate function remapping option 7 0: Port D4 alternate function = TIM2_CH1 1: Port D4 alternate function = BEEP AFR6: Alternate function remapping option 6 0: Port B5 alternate function = AIN5, port B4 alternate function = I ² C_SDA, port B4 alternate function = I ² C_SCL. AFR5: Alternate function remapping option 5 0: Port B3 alternate function = AIN3, port B2 alternate function = AIN0. 1: Port B3 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH1N. AFR4: Alternate function remapping option 4 0: Port D7 alternate function = TLI 1: Reserved AFR3: Alternate function remapping option 3	ОРТ0	0xAA: Enable readout protection (write access via SWIM protocol) Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM memory
0: Port D4 alternate function = TIM2_CH1 1: Port D4 alternate function = BEEP AFR6: Alternate function remapping option 6 0: Port B5 alternate function = AIN5, port B4 alternate function = AIN4 1: Port B5 alternate function = I ² C_SDA, port B4 alternate function = I ² C_SCL. AFR5: Alternate function remapping option 5 0: Port B3 alternate function = AIN3, port B2 alternate function = AIN2 port B1 alternate function = AIN1, port B0 alternate function = AIN0. 1: Port B3 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH2N alternate function = TIM1_CH3N. AFR4: Alternate function remapping option 4 0: Port D7 alternate function = TLI 1: Reserved AFR3: Alternate function remapping option 3	OPT1	0x00: No UBC, no write-protection 0x01: Page 0 to 1 defined as UBC, memory write-protected 0x02: Page 0 to 3 defined as UBC, memory write-protected 0x03 to 0xFF: Pages 4 to 255 defined as UBC, memory write-protected Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM write protection
0: Port D0 alternate function = TIM3_CH2 1: Port D0 alternate function = TIM1_BKIN AFR2: Alternate function remapping option 2 0: Port D0 alternate function = TIM3_CH2 1: Port D0 alternate function = CLK_CCO Note: AFR2 option has priority over AFR3 if both are activated AFR1: Alternate function remapping option 1 0: Port A3 alternate function = TIM2_CH3, port D2 alternate function TIM3_CH1. 1: Port A3 alternate function = TIM3_CH1, port D2 alternate function TIM2_CH3. AFR0: Alternate function remapping option 0 0: Port D3 alternate function = TIM2_CH2 1: Port D3 alternate function = ADC_ETR	OPT2	0: Port D4 alternate function = TIM2_CH1 1: Port D4 alternate function = BEEP AFR6: Alternate function remapping option 6 0: Port B5 alternate function = AIN5, port B4 alternate function = AIN4 1: Port B5 alternate function = I²C_SDA, port B4 alternate function = I²C_SCL. AFR5: Alternate function remapping option 5 0: Port B3 alternate function = AIN3, port B2 alternate function = AIN2, port B1 alternate function = AIN1, port B0 alternate function = AIN0. 1: Port B3 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TLI 1: Reserved AFR3: Alternate function remapping option 3 0: Port D0 alternate function = TIM3_CH2 1: Port D0 alternate function = TIM3_CH2 1: Port D0 alternate function = CLK_CCO Note: AFR2 option has priority over AFR3 if both are activated AFR1: Alternate function remapping option 1 0: Port A3 alternate function = TIM2_CH3, port D2 alternate function TIM3_CH1. 1: Port A3 alternate function = TIM3_CH1, port D2 alternate function TIM2_CH3. AFR0: Alternate function remapping option 0 0: Port D3 alternate function = TIM2_CH2



	Table 21. Current Characteristics		
Symbol	Ratings	Max.	Unit
I _{VDDIO}	Total current into V _{DDIO} power lines (source) ⁽¹⁾⁽²⁾⁽³⁾	100	
I _{VSSIO}	Total current out of V _{SS IO} ground lines (sink) ⁽¹⁾⁽²⁾⁽³⁾	100	
I _{IO}	Output current sunk by any I/O and control pin	20	mA
	Output current source by any I/Os and control pin	-20	
I _{INJ(PIN)} ⁽⁴⁾	Injected current on any pin	±10	
LINI/TOT)	Sum of injected currents	50	

Table 21. Current characteristics

- 1. All power (V_{DD} , V_{DDIO} , V_{DDA}) and ground (V_{SS} , V_{SSIO} , V_{SSA}) pins must always be connected to the external supply.
- 2. The total limit applies to the sum of operation and injected currents.
- 3. V_{DDIO} includes the sum of the positive injection currents. V_{SSIO} includes the sum of the negative injection currents.
- 4. This condition is implicitly insured if VIN maximum is respected. If VIN maximum cannot be respected, the injection current must be limited externally to the IINJ(PIN) value. A positive injection is induced by VIN > VDD while a negative injection is induced by VIN < VSS. For true open-drain pads, there is no positive injection current allowed and the corresponding VIN maximum must always be respected.</p>

Table 22. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to 150	°C
T _J	Maximum junction temperature	160	C

Table 23. Operating lifetime⁽¹⁾

Symbol	Ratings	Value	Unit
OLF	Conforming to AEC-Q100 rev G	-40 to 125 °C	Grade 1
OLI	Conforming to ALC-Q 100 fev G	-40 to 150 °C	Grade 0

1. For detailed mission profile analysis, please contact the nearest ST Sales Office.



10.3.4 Internal clock sources and timing characteristics


Subject to general operating conditions for V_{DD} and T_{A} .

High-speed internal RC oscillator (HSI)

Table 33. HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	16	-	MHz
ACC _{HS}	HSI oscillator user trimming accuracy	Trimmed by the application for any V _{DD} and T _A conditions	-1	-	1	%
	HSI oscillator accuracy (factory calibrated)	$V_{DD} = 3.0 \text{ V} \le V_{DD} \le 5.5 \text{ V},$ -40 °C $\le T_A \le 150 \text{ °C}$	-5	-	5	
t _{su(HSI)}	HSI oscillator wakeup time	-	-	-	2 ⁽¹⁾	μs

^{1.} Guaranteed by characterization results, not tested in production.



70/125 DocID14395 Rev 15

- 2. Guaranteed by design.
- 3. Guaranteed by characterization results, not tested in production.

Figure 23. Typical V_{IL} and V_{IH} vs V_{DD} @ four temperatures 6 -40°C ---25°C 5 -85°C **-**125°C N N 3 2 0 2.5 3 3.5 4.5 5 5.5 $V_{DD}[V]$

Figure 24. Typical pull-up resistance R_{PU} vs V_{DD} @ four temperatures 60 55 Pull-Up resistance [k ohm] 50 45 -40°C 40 25°C 35 85°C 125°C 30 3.5 2.5 3 6 $V_{DD}[V]$

External reset circuit
(Optional)

NRST
Filter Internal reset

MSv38341V1

Figure 39. Recommended reset pin protection

10.3.8 TIM 1, 2, 3, and 4 electrical specifications

Subject to general operating conditions for $V_{\text{DD}},\,f_{\text{MASTER}}$ and $T_{\text{A}}.$

Table 40. TIM 1, 2, 3, and 4 electrical specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{EXT}	Timer external clock frequency ⁽¹⁾	-	ı	-	24	MHz

1. Not tested in production.

80/125 DocID14395 Rev 15




Figure 42. SPI timing diagram - master mode

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .



Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
E _T	Total unadjusted error ⁽²⁾		1.4	3 ⁽³⁾	
E _O	Offset error ⁽²⁾		0.8	3	
E _G	Gain error ⁽²⁾	f _{ADC} = 2 MHz	0.1	2	
E _D	Differential linearity error ⁽²⁾		0.9	1	
E _L	Integral linearity error ⁽²⁾		0.7	1.5	LSB
E _T	Total unadjusted error ⁽²⁾		1.9 ⁽⁴⁾	4 ⁽⁴⁾	LOD
E _O	Offset error ⁽²⁾		1.3 ⁽⁴⁾	4 ⁽⁴⁾	
E _G	Gain error ⁽²⁾	f _{ADC} = 4 MHz	0.6 ⁽⁴⁾	3 ⁽⁴⁾	
E _D	Differential linearity error ⁽²⁾		1.5 ⁽⁴⁾	2 ⁽⁴⁾	
IE, I	Integral linearity error ⁽²⁾		1.2 ⁽⁴⁾	1.5 ⁽⁴⁾	

Table 44. ADC accuracy for $V_{DDA} = 5 V$

- Guaranteed by characterization results, not tested in production.
- ADC accuracy vs. injection current: Any positive or negative injection current within the limits specified for $I_{\text{INJ}(\text{PIN})}$ and $\Sigma I_{\text{INJ}(\text{PIN})}$ in Section 10.3.6 does not affect the ADC accuracy.
- TUE 2LSB can be reached on specific sales types on the whole temperature range.
- 4. Target values.




Figure 44. ADC accuracy characteristics

- 1. Example of an actual transfer curve
- The ideal transfer curve
- End point correlation line
 - E_T = Total unadjusted error: Maximum deviation between the actual and the ideal transfer curves.

 E_O = Offset error: Deviation between the first actual transition and the first ideal one.

 E_G = Gain error: Deviation between the last ideal transition and the last actual one.

 - $\mathbf{E_D}$ = Differential linearity error: Maximum deviation between actual steps and the ideal one. $\mathbf{E_L}$ = Integral linearity error: Maximum deviation between any actual transition and the end point correlation



11.3 LQFP48 package information




Figure 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.






Figure 53. LQFP48 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's quality department must be contacted to run a qualification activity prior to any decision to
use these engineering samples.

100/125 DocID14395 Rev 15