



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	52
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af52a9tay

## **Contents**

1	Introd	duction		. 9
2	Desci	ription .		. 10
3	Produ	uct line-	up	. 11
4	Block	diagra	m	. 12
5	Produ	uct over	view	14
	5.1	STM8A	central processing unit (CPU)	. 14
		5.1.1	Architecture and registers	. 14
		5.1.2	Addressing	. 14
		5.1.3	Instruction set	. 14
	5.2	Single v	vire interface module (SWIM) and debug module (DM)	. 15
		5.2.1	SWIM	. 15
		5.2.2	Debug module	. 15
	5.3	Interrup	t controller	. 15
	5.4	Flash pi	rogram and data EEPROM	. 15
		5.4.1	Architecture	. 15
		5.4.2	Write protection (WP)	. 16
		5.4.3	Protection of user boot code (UBC)	. 16
		5.4.4	Read-out protection (ROP)	. 16
	5.5	Clock co	ontroller	. 17
		5.5.1	Features	. 17
		5.5.2	16 MHz high-speed internal RC oscillator (HSI)	. 17
		5.5.3	128 kHz low-speed internal RC oscillator (LSI)	. 18
		5.5.4	24 MHz high-speed external crystal oscillator (HSE)	. 18
		5.5.5	External clock input	. 18
		5.5.6	Clock security system (CSS)	. 18
	5.6	Low-pov	wer operating modes	. 19
	5.7	Timers		. 20
		5.7.1	Watchdog timers	. 20
		5.7.2	Auto-wakeup counter	. 20
		5.7.3	Beeper	. 20



# List of figures

Figure 1.	STM8AF526x/8x/Ax and STM8AF6269/8x/Ax block diagram	12
Figure 2.	Flash memory organization of STM8A products	
Figure 3.	LQFP 80-pin pinout	
Figure 4.	LQFP 64-pin pinout	
Figure 5.	LQFP 48-pin pinout	30
Figure 6.	STM8AF62xx LQFP/VFQFPN 32-pin pinout	31
Figure 7.	STM8AF52x6 VFQFPN32 32-pin pinout	32
Figure 8.	Register and memory map	
Figure 9.	Pin loading conditions	
Figure 10.	Pin input voltage	60
Figure 11.	fCPUmax versus VDD	
Figure 12.	External capacitor C <sub>EXT</sub>	63
Figure 13.	Typ. I <sub>DD(RUN)HSE</sub> vs. V <sub>DD</sub> @f <sub>CPU</sub> = 16 MHz, peripherals = on	67
Figure 14.	Typ. $I_{DD(RUN)HSE}$ vs. $f_{CPU}$ @ $V_{DD}$ = 5.0 V, peripherals = on	67
Figure 15.	Typ. I <sub>DD(RUN)HSI</sub> vs. V <sub>DD</sub> @ f <sub>CPU</sub> = 16 MHz, peripherals = off	67
Figure 16.	Typ. I <sub>DD(WFI)HSE</sub> vs. V <sub>DD</sub> @ f <sub>CPU</sub> = 16 MHz, peripherals = on	67
Figure 17.	Typ. I <sub>DD(WFI)HSE</sub> vs. f <sub>CPU</sub> @ V <sub>DD</sub> = 5.0 V, peripherals = on	67
Figure 18.	Typ. I <sub>DD(WFI)HSI</sub> vs. V <sub>DD</sub> @ f <sub>CPU</sub> = 16 MHz, peripherals = off	67
Figure 19.	HSE external clock source	68
Figure 20.	HSE oscillator circuit diagram	
Figure 21.	Typical HSI frequency vs V <sub>DD</sub>	70
Figure 22.	Typical LSI frequency vs V <sub>DD</sub>	
Figure 23.	Typical V <sub>II</sub> and V <sub>IH</sub> vs V <sub>DD</sub> @ four temperatures	
Figure 24.	Typical pull-up resistance R <sub>PU</sub> vs V <sub>DD</sub> @ four temperatures	75
Figure 25.	Typical pull-up current I <sub>pu</sub> vs V <sub>DD</sub> @ four temperatures <sup>(1)</sup>	
Figure 26.	Typ. $V_{OL}$ @ $V_{DD}$ = 3.3 $\stackrel{\checkmark}{V}$ (standard ports)	
Figure 27.	Typ. $V_{OL}$ @ $V_{DD}$ = 5.0 V (standard ports)	76
Figure 28.	Typ. V <sub>OL</sub> @ V <sub>DD</sub> = 3.3 V (true open drain ports)	76
Figure 29.	Typ. V <sub>OL</sub> @ V <sub>DD</sub> = 5.0 V (true open drain ports)	76
Figure 30.	Typ. $V_{OL}$ @ $V_{DD}$ = 3.3 V (high sink ports)	77
Figure 31.	Typ. $V_{OL}$ @ $V_{DD}$ = 5.0 V (high sink ports)	77
Figure 32.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 3.3 \text{ V (standard ports)}$	77
Figure 33.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 5.0 \text{ V (standard ports)}$	77
Figure 34.	Typ. $V_{DD}$ - $V_{OH}$ @ $V_{DD}$ = 3.3 V (high sink ports)	77
Figure 35.	Typ. $V_{DD} - V_{OH} @ V_{DD} = 5.0 \text{ V (high sink ports)}$	77
Figure 36.	Typical NRST V <sub>IL</sub> and V <sub>IH</sub> vs V <sub>DD</sub> @ four temperatures	78
Figure 37.	Typical NRST pull-up resistance R <sub>PU</sub> vs V <sub>DD</sub>	79
Figure 38.	Typical NRST pull-up current I <sub>pu</sub> vs V <sub>DD</sub>	79
Figure 39.	Recommended reset pin protection	80
Figure 40.	SPI timing diagram in slave mode and with CPHA = 0	
Figure 41.	SPI timing diagram in slave mode and with CPHA = 1	82
Figure 42.	SPI timing diagram - master mode	83
Figure 43.	Typical application with ADC	85
Figure 44.	ADC accuracy characteristics	
Figure 45.	LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package outline	90
Figure 46.	LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package	
	recommended footprint	92
Figure 47.	LQFP80 marking example (package top view)	93



## 5 Product overview

This section is intended to describe the family features that are actually implemented in the products covered by this datasheet.

For more detailed information on each feature please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

## 5.1 STM8A central processing unit (CPU)

The 8-bit STM8A core is a modern CISC core and has been designed for code efficiency and performance. It contains 21 internal registers (six directly addressable in each execution context), 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

## 5.1.1 Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus with single cycle fetching for most instructions
- X and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter with 16-Mbyte linear memory space
- 16-bit stack pointer with access to a 64 Kbyte stack
- 8-bit condition code register with seven condition flags for the result of the last instruction.

### 5.1.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for efficient implementation of local variables and parameter passing

#### 5.1.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers



**Control bit Peripheral** PCKEN27 CAN PCKEN26 Reserved PCKEN25 Reserved PCKEN24 Reserved PCKEN23 **ADC** PCKEN22 **AWU** PCKEN21 Reserved PCKEN20 Reserved

Table 5. Peripheral clock gating bits (CLK PCKENR2)

## 5.6 Low-power operating modes

For efficient power management, the application can be put in one of four different low-power modes. Users can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- Wait mode
  - In this mode, the CPU is stopped but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- · Active-halt mode with regulator on
  - In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in Active-halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active-halt mode with regulator off
  - This mode is the same as Active-halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- Halt mode
  - CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

In all modes the CPU and peripherals remain permanently powered on, the system clock is applied only to selected modules. The RAM content is preserved and the brown-out reset circuit remains activated.



## 5.10 Input/output specifications

The product features four I/O types:

- Standard I/O 2 MHz
- Fast I/O up to 10 MHz
- High sink 8 mA, 2 MHz
- True open drain (I<sup>2</sup>C interface)

To decrease EMI (electromagnetic interference), high sink I/Os have a limited maximum slew rate. The rise and fall times are similar to those of standard I/Os.

The analog inputs are equipped with a low leakage analog switch. Additionally, the schmitt-trigger input stage on the analog I/Os can be disabled in order to reduce the device standby consumption.

STM8A I/Os are designed to withstand current injection. For a negative injection current of 4 mA, the resulting leakage current in the adjacent input does not exceed 1  $\mu$ A. Thanks to this feature, external protection diodes against current injection are no longer required.

#### Caution:

In STM8AF5286UC device, the following I/O ports are not automatically configured by hardware: PA3, PA4, PA5, PA6, PF4, PB6, PB7, PE0, PE1, PE2, PE3, PE6, PE7. As a consequence, they must be put into one of the following configurations by software:


- configured as input with internal pull-up/down resistor,
- configured as output push-pull low.



## 6 Pinouts and pin description

## 6.1 Package pinouts

Figure 3. LQFP 80-pin pinout



- 1. The CAN interface is only available on STM8AF52xx product lines.
- 2. (HS) stands for high sink capability.

577




Figure 7. STM8AF52x6 VFQFPN32 32-pin pinout

- The following I/O ports are not automatically configured by hardware: PA3, PA4, PA5, PA6, PF4, PB6, PB7, PE0, PE1, PE2, PE3, PE6, PE7. As a consequence, they must be put into one of the following configurations by software:

   configured as input with internal pull-up/down resistor,
   configured as output push-pull low.
- 2. HS stands for high sink capability.

Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

	Pir	n nu	mber				lı	npu	t		Out	put				
LQFP80	LQFP64	LQFP48	STM8AF62xx LQFP32/VFQFPN32	STM8AF52x6 VFQFPN32	Pin name	Туре	Floating	ndM	Ext. interrupt	High sink	Speed	QO	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
22	18	-	-	1	V <sub>REF+</sub>	S	-	-	-	-	-	-	-	refe	positive rence tage	-
23	19	13	9	9	$V_{DDA}$	S	-	-	-	-	-	-	-	Analog po	ower supply	-
24	20	14	10	10	$V_{SSA}$	S	-	-	-	-	-	-	-	Analog	g ground	-
25	21	ı	-	-	$V_{REF ext{-}}$	S	-	-	-	ı	-	-	-		negative ce voltage	-
26	22	1	-	-	PF0/AIN10	I/O	X	Х	-	1	01	Х	Х	Port F0	Analog input 10	-
27	23	15	-	1	PB7/AIN7	I/O	X	Х	Х	-	01	Х	Х	Port B7	Analog input 7	-
28	24	16	-	1	PB6/AIN6	I/O	Х	Х	Х	-	01	Х	Х	Port B6	Analog input 6	-
29	25	17	11	11	PB5/AIN5	I/O	X	Х	Х	ı	01	Х	Х	Port B5	Analog input 5	I <sup>2</sup> C_SDA [AFR6]
30	26	18	12	12	PB4/AIN4	I/O	X	Х	Х	-	01	Х	Х	Port B4	Analog input 4	I <sup>2</sup> C_SCL [AFR6]
31	27	19	13	13	PB3/AIN3	I/O	Х	Х	Х	-	01	Х	Х	Port B3	Analog input 3	TIM1_ETR [AFR5]
32	28	20	14	14	PB2/AIN2	I/O	х	Х	Х	-	01	Х	Х	Port B2	Analog input	TIM1_CH3N [AFR5]
33	29	21	15	15	PB1/AIN1	I/O	х	Х	Х	-	01	Х	Х	Port B1	Analog input 1	TIM1_CH2N [AFR5]
34	30	22	16	16	PB0/AIN0	I/O	х	Х	Х	1	01	Х	Х	Port B0	Analog input 0	TIM1_CH1N [AFR5]
35	1	1	-	-	PH4/TIM1_ETR	I/O	X	х	_	1	01	Х	х	Port H4	Timer 1 - trigger input	-
36	-	1	-	-	PH5/ TIM1_CH3N	I/O	X	х	-	1	O1	Х	х	Port H5	Timer 1 - inverted channel 3	-
37	-	-	-	-	PH6/ TIM1_CH2N	I/O	X	х	-	-	O1	Х	х	Port H6	Timer 1 - inverted channel 2	-



Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

	Pir	nu	mber				lr	npu	t		Out	put			`	
LQFP80	LQFP64	LQFP48	STM8AF62xx LQFP32/VFQFPN32	STM8AF52x6 VFQFPN32	Pin name	Туре	Floating	Mpu	Ext. interrupt	High sink	Speed	ОО	ВP	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
38	-	-	-	-	PH7/ TIM1_CH1N	I/O	X	Х	-	-	01	Х	х	Port H7	Timer 1 - inverted channel 2	-
39	31	23	-	-	PE7/AIN8	I/O	X	Х	-	-	01	Х	Х	Port E7	Analog input 8	-
40	32	24			PE6/AIN9	I/O	X	X	Х	-	01	Х	Х	Port E6	Analog input 9	-
41	33	25	17	17	PE5/SPI_NSS <sup>(2)</sup>	I/O	x	X	X	-	O1	Х	х	Port E5	SPI master/ slave select	-
42	1	-	-	-	PC0/ADC_ETR	I/O	X	Х	X	-	01	Х	х	Port C0	ADC trigger input	-
43	34	26	18	18	PC1/TIM1_CH1	I/O	X	Х	Х	HS	О3	Х	Х	Port C1	Timer 1 - channel 1	-
44	35	27	19	19	PC2/TIM1_CH2	I/O	X	X	Х	HS	О3	Х	х	Port C2	Timer 1- channel 2	-
45	36	28	20	20	PC3/TIM1_CH3	I/O	X	Х	Х	HS	О3	Х	Х	Port C3	Timer 1 - channel 3	-
46	37	29	21	21	PC4/TIM1_CH4	I/O	X	Х	Х	HS	О3	Х	Х	Port C4	Timer 1 - channel 4	-
47	38	30	22	22	PC5/SPI_SCK <sup>(2)</sup>	I/O	X	Х	Χ	-	О3	Х	Х	Port C5	SPI clock	-
48	39	31	-	-	V <sub>SSIO_2</sub>	S	-	-	-	-	-	-	-	I/O g	round	-
49	40	32	-	-	V <sub>DDIO_2</sub>	S	-	-	-	-	-	-	-	I/O pow	er supply	-
50	41	33	23	-	PC6/SPI_MOSI	I/O	X	Х	Х	-	О3	Х	х	Port C6	SPI master out/ slave in	-
51	42	34	24	-	PC7/SPI_MISO	I/O	X	X	X	-	О3	Х	х	Port C7	SPI master in/ slave out	-
52	43	35	-	23	PG0/CAN_TX	I/O	X	X	_	-	01	Х	Х	Port G0	CAN transmit	-
53	44	36	-	24	PG1/CAN_RX	I/O	X	Х	-	-	01	Х	Х	Port G1	CAN receive	-
54	45	-	-	-	PG2	I/O	X	Х	-	-	01	Х	Х	Port G2	-	-

## 6.2 Alternate function remapping

As shown in the rightmost column of *Table 11*, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. Refer to *Section 9: Option bytes on page 54*. When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of STM8S series and STM8AF series 8-bit microcontrollers reference manual, RM0016).



Table 14. General hardware register map

	Table 14. General naraware register map							
Address	Block	Register label	Register name	Reset status				
0x00 505A		FLASH_CR1	Flash control register 1	0x00				
0x00 505B		FLASH_CR2	Flash control register 2	0x00				
0x00 505C		FLASH_NCR2	Flash complementary control register 2	0xFF				
0x00 505D	Flash	FLASH_FPR	Flash protection register	0x00				
0x00 505E		FLASH_NFPR	Flash complementary protection register	0xFF				
0x00 505F		FLASH_IAPSR	Flash in-application programming status register	0x40				
0x00 5060 to 0x005061		Reserved area (2 bytes)						
0x00 5062	Flash	lash FLASH_PUKR Flash Program memory unprotection register						
0x00 5063		F	Reserved area (1 byte)					
0x00 5064	Flash	Flash FLASH_DUKR Data EEPROM unprotection register						
0x00 5065 to 0x00 509F		Re	eserved area (59 bytes)					
0x00 50A0	ITC	EXTI_CR1	External interrupt control register 1	0x00				
0x00 50A1	110	EXTI_CR2	External interrupt control register 2	0x00				
0x00 50A2 to 0x00 50B2		Re	eserved area (17 bytes)					
0x00 50B3	RST RST_SR Reset status register		Reset status register	0xXX <sup>(1)</sup>				
0x00 50B4 to 0x00 50BF	Reserved area (12 bytes)							
0x00 50C0	CLK	CLK_ICKR	Internal clock control register	0x01				
0x00 50C1	CLK	CLK_ECKR	External clock control register	0x00				
0x00 50C2	Reserved area (1 byte)							



Table 19. Option byte description (continued)

Option byte no.	Description
OPT12	TMU_KEY 5 [7:0]: Temporary unprotection key 4 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT13	TMU_KEY 6 [7:0]: Temporary unprotection key 5 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT14	TMU_KEY 7 [7:0]: Temporary unprotection key 6 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT15	TMU_KEY 8 [7:0]: Temporary unprotection key 7 Temporary unprotection key: Must be different from 0x00 or 0xFF
OPT16	TMU_MAXATT [7:0]: TMU access failure counter  TMU_MAXATT can be initialized with the desired value only if TMU is disabled (TMU[3:0]=0101 in OPT6 option byte).  When TMU is enabled, any attempt to temporary remove the readout protection by using wrong key values increments the counter.  When the option byte value reaches 0x08, the Flash memory and data EEPROM are erased.
OPT17	BL[7:0]: Bootloader enable  If this option byte is set to 0x55 (complementary value 0xAA) the bootloader program is activated also in case of a programmed code memory (for more details, see the bootloader user manual, UM0560).



## 10 Electrical characteristics

#### 10.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V<sub>SS</sub>.

#### 10.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = -40$  °C,  $T_A = 25$  °C, and  $T_A = T_{Amax}$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

## 10.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 5.0 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.


## 10.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

## 10.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.

Figure 9. Pin loading conditions








Figure 37. Typical NRST pull-up resistance R<sub>PU</sub> vs V<sub>DD</sub>





The reset network shown in *Figure 39* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below V<sub>IL(NRST)</sub> max (see *Table 39: NRST pin characteristics*), otherwise the reset is not taken into account internally.

For power consumption sensitive applications, the external reset capacitor value can be reduced to limit the charge/discharge current. If NRST signal is used to reset external circuitry, attention must be taken to the charge/discharge time of the external capacitor to fulfill the external devices reset timing conditions. Minimum recommended capacity is 10 nF.

### **Electromagnetic interference (EMI)**

Emission tests conform to the IEC 61967-2 standard for test software, board layout and pin loading.

		Conditions								
Symbol	Parameter	General	Monitored	М	Unit					
		conditions	frequency band	8 MHz	16 MHz	24 MHz				
		V <sub>DD</sub> = 5 V,	0.1 MHz to 30 MHz	15	17	22				
S	Peak level	T <sub>A</sub> = 25 °C, LQFP80 package conforming to IEC	30 MHz to 130 MHz	18	22	16	dΒμV			
S <sub>EMI</sub>			130 MHz to 1 GHz	-1	3	5	αυμν			
	EMI level	61967-2	-	2	2.5	2.5				

Table 46. EMI data

### Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

### Electrostatic discharge (ESD)

Electrostatic discharges (3 positive then 3 negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = 25 °C, conforming to JESD22-A114	ЗА	4000	
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = 25 °C, conforming to JESD22-C101	3	500	V
V <sub>ESD(MM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = 25 °C, conforming to JESD22-A115	В	200	

Table 47. ESD absolute maximum ratings

<sup>1.</sup> Guaranteed by characterization results, not tested in production.

<sup>1.</sup> Guaranteed by characterization results, not tested in production

## 11.3 LQFP48 package information




Figure 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.






Figure 52. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.






Figure 53. LQFP48 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's quality department must be contacted to run a qualification activity prior to any decision to
use these engineering samples.

## **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 56. LQFP32 marking example (package top view)

1. Parts marked as "ES","E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.



Table 55. Document revision history (continued)

Date	Revision	Changes
22-Aug-2008	2 (continued)	Table 18: Typ. IDD(WFI)HSI vs. VDD @ fCPU = 16 MHz, peripherals = off: Replaced the source blocks 'simple USART', 'very low-end timer (timer 4)', and 'EEPROM' with 'LINUART', 'timer4' and 'reserved' respectively, added TMU registers.  Table 20: HSE oscillator circuit diagram: Updated OPT6 and NOPT6, added OPT7 to 17 (TMU, BL)  Table 21: Typical HSI frequency vs VDD: Updated OPT1 UBC[7:0], OPT4 CKAWUSEL, OPT4 PRSC [1:0], and OPT6, added OPT7 to 16 (TMU).  Table 23: Operating lifetime: Amended footnotes.  Table 23: Operating lifetime: Amended footnotes.  Table 26: Total current consumption in Run, Wait and Slow mode. General conditions for VDD apply, TA = -40 °C to 150 °C: Added parameter 'voltage and current operating conditions'.  Table 27: Total current consumption in Halt and Active-halt modes. General conditions for VDD applied. TA = -40 °C to 55 °C unless otherwise stated: Amended footnotes.  Table 28: Oscillator current consumption: Replaced.  Table 29: Programming current consumption: Amended maximum data and footnotes.  Table 21: Current characteristics: Replaced.  Table 22: Thermal characteristics: Added and amended I <sub>DD(RUN)</sub> data; amended I <sub>DDWFI</sub> data; amended footnotes.  Table 32: HSE oscillator characteristics: Filled in, amended maximum data and footnotes.  Figure 13 to Figure 18: info on peripheral activity added.  Table 33: HSI oscillator characteristics: Modified f <sub>HSE_ext</sub> data and added V <sub>HSEdnl</sub> data.  Table 35: Flash program memory/data EEPROM memory: Removed ACC <sub>HSI</sub> parameters and replaced with ACC <sub>HS</sub> parameters; amended data and footnotes.  Table 37: Data memory: Updated names and data of N <sub>RW</sub> and t <sub>RET</sub> parameters.  Table 40: TIM 1, 2, 3, and 4 electrical specifications: Added V <sub>OH</sub> and V <sub>OL</sub> parameters; Updated I <sub>lkg ana</sub> parameter.  Removed: Output driving current (standard ports), Output driving current (frue open drain ports), and Output driving current (high sink ports).  Table 40: EMI data: Updated f <sub>ADC</sub> , t <sub>S</sub> , and t <sub>CONV</sub> data.  Table: ADC accuracy for VDDA = 3.3 V: removed th

