



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	24MHz
Connectivity	CANbus, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	68
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af52aatcy

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5 **Product overview**

This section is intended to describe the family features that are actually implemented in the products covered by this datasheet.

For more detailed information on each feature please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

5.1 STM8A central processing unit (CPU)

The 8-bit STM8A core is a modern CISC core and has been designed for code efficiency and performance. It contains 21 internal registers (six directly addressable in each execution context), 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

5.1.1 Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus with single cycle fetching for most instructions
- X and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter with 16-Mbyte linear memory space
- 16-bit stack pointer with access to a 64 Kbyte stack
- 8-bit condition code register with seven condition flags for the result of the last instruction.

5.1.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for efficient implementation of local variables and parameter passing

5.1.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers



5.4.2 Write protection (WP)

Write protection in application mode is intended to avoid unintentional overwriting of the memory. The write protection can be removed temporarily by executing a specific sequence in the user software.

5.4.3 Protection of user boot code (UBC)

If the user chooses to update the Flash program memory using a specific boot code to perform in application programming (IAP), this boot code needs to be protected against unwanted modification.

In the STM8A a memory area of up to 128 Kbytes can be protected from overwriting at user option level. Other than the standard write protection, the UBC protection can exclusively be modified via the debug interface, the user software cannot modify the UBC protection status.

The UBC memory area contains the reset and interrupt vectors and its size can be adjusted in increments of 512 bytes by programming the UBC and NUBC option bytes (see *Section 9: Option bytes on page 54*).



Figure 2. Flash memory organization of STM8A products

5.4.4 Read-out protection (ROP)

The STM8A provides a read-out protection of the code and data memory which can be activated by an option byte setting (see the ROP option byte in section 10).

The read-out protection prevents reading and writing Flash program memory, data memory and option bytes via the debug module and SWIM interface. This protection is active in all device operation modes. Any attempt to remove the protection by overwriting the ROP option byte triggers a global erase of the program and data memory.



5.7 Timers

5.7.1 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications. The watchdog timer activity is controlled by the application program or option bytes. Once the watchdog is activated, it cannot be disabled by the user program without going through reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application timing perfectly. The application software must refresh the counter before time-out and during a limited time window. If the counter is refreshed outside this time window, a reset is issued.

Independent watchdog timer

The independent watchdog peripheral can be used to resolve malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure. If the hardware watchdog feature is enabled through the device option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the key register is written by software before the counter reaches the end of count.

5.7.2 Auto-wakeup counter

This counter is used to cyclically wakeup the device in Active-halt mode. It can be clocked by the internal 128 kHz internal low-frequency RC oscillator or external clock.

LSI clock can be internally connected to TIM3 input capture channel 1 for calibration.

5.7.3 Beeper

This function generates a rectangular signal in the range of 1, 2 or 4 kHz which can be output on a pin. This is useful when audible sounds without interference need to be generated for use in the application.

5.7.4 Advanced control and general purpose timers

STM8A devices described in this datasheet, contain up to three 16-bit advanced control and general purpose timers providing nine CAPCOM channels in total. A CAPCOM channel can be used either as input compare, output compare or PWM channel. These timers are named TIM1, TIM2 and TIM3.



	Table 6. Advanced control and general purpose timers								
Timer	Counter width	Counter type	Prescaler factor	[·] escaler factor Channels		Repetition counter	trigger unit	External trigger	Break input
TIM1	16-bit	Up/down	1 to 65536	4	3	Yes	Yes	Yes	Yes
TIM2	16-bit	Up	2 ⁿ n = 0 to 15	3	None	No	No	No	No
TIM3	16-bit	Up	2 ⁿ n = 0 to 15	2	None	No	No	No	No

Table 6. Advanced control and general purpose timers

TIM1 - advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and bridge driver.

- 16-bit up, down and up/down AR (auto-reload) counter with 16-bit fractional prescaler.
- Four independent CAPCOM channels configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Trigger module which allows the interaction of TIM1 with other on-chip peripherals. In the present implementation it is possible to trigger the ADC upon a timer event.
- External trigger to change the timer behavior depending on external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Interrupt sources: 4 x input capture/output compare, 1 x overflow/update, 1 x break

TIM2, TIM3 - 16-bit general purpose timers

- 16-bit auto-reload up-counter
- 15-bit prescaler adjustable to fixed power of two ratios 1...32768
- Timers with three or two individually configurable CAPCOM channels
- Interrupt sources: 2 or 3 x input capture/output compare, 1 x overflow/update

5.7.5 Basic timer

The typical usage of this timer (TIM4) is the generation of a clock tick.

Fable	7.	TIM4	

Timer	Counter width	Counter type	Prescaler factor	Channels	Inverted outputs	Repetition counter	trigger unit	External trigger	Break input
TIM4	8-bit	Up	2 ⁿ n = 0 to 7	0	None	No	No	No	No

- 8-bit auto-reload, adjustable prescaler ratio to any power of two from 1 to 128
- Clock source: master clock
- Interrupt source: 1 x overflow/update



5.9.2 Universal asynchronous receiver/transmitter with LIN support (LINUART)

The devices covered by this datasheet contain one LINUART interface. The interface is available on all the supported packages. The LINUART is an asynchronous serial communication interface which supports extensive LIN functions tailored for LIN slave applications. In LIN mode it is compliant to the LIN standards rev 1.2 to rev 2.2.

Detailed feature list:

LIN mode

Master mode

- LIN break and delimiter generation
- LIN break and delimiter detection with separate flag and interrupt source for read back checking.

Slave mode

- Autonomous header handling one single interrupt per valid header
- Mute mode to filter responses
- Identifier parity error checking
- LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI) clock source
- Break detection at any time, even during a byte reception
- Header errors detection:
 - Delimiter too short
 - Synch field error
 - Deviation error (if automatic resynchronization is enabled)
 - Framing error in synch field or identifier field
 - Header time-out

UART mode

- Full duplex, asynchronous communications NRZ standard format (mark/space)
- High-precision baud rate generator
 - A common programmable transmit and receive baud rates up to f_{MASTER}/16
- Programmable data word length (8 or 9 bits) 1 or 2 stop bits parity control
- Separate enable bits for transmitter and receiver
- Error detection flags
- Reduced power consumption mode
- Multi-processor communication enter mute mode if address match does not occur
- Wakeup from mute mode (by idle line detection or address mark detection)
- Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line



	Pir	n nu	mber				Ir	Input			Out	out				
LQFP80	LQFP64	LQFP48	STM8AF62xx LQFP32/VFQFPN32	STM8AF52x6 VFQFPN32	Pin name	Type	Floating	Mpu	Ext. interrupt	High sink	Speed	OD	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
78	62	46	30	30	PD5/ LINUART_TX	I/O	x	х	х	-	01	х	х	Port D5	LINUART data transmit	-
79	63	47	31	31	PD6/ LINUART_RX	I/O	x	х	х	-	01	х	x	Port D6	LINUART data receive	-
80	64	48	32	32	PD7/TLI ⁽⁵⁾	I/O	x	х	х	-	01	х	х	Port D7	Top level interrupt	-

Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

In Halt/Active-halt mode, this pin behaves as follows:

The input/output path is disabled.
If the HSE clock is used for wakeup, the internal weak pull-up is disabled.
If the HSE clock is off, the internal weak pull-up setting is used. It is configured through Px_CR1[7:0] bits of the corresponding port control register. Px_CR1[7:0] bits must be set correctly to ensure that the pin is not left floating in Halt/Active halt mode. Halt/Active-halt mode.

2. SPI and USTART are not available in STM8AF5286UC, refer to Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout for the pin names.

In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, week pull-up and protection diode to V_{DD} are not implemented)

4. The PD1 pin is in input pull-up during the reset phase and after reset release.

5. If this pin is configured as interrupt pin, it will trigger the TLI.



Flash program memory size	Flash program memory end address	RAM size	RAM end address	Stack roll-over address		
128 K	0x00 27FFF					
64 K	0x00 17FFF	6 K	0x00 17FF	0x00 1400		
32 K	0x00 0FFFF					

Table 12. Memory model 128K

7.2 Register map

In this section the memory and register map of the devices covered by this datasheet is described. For a detailed description of the functionality of the registers, refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual, RM0016.

Address	Block	Register label	Register name	Reset status
0x00 5000		PA_ODR	Port A data output latch register	0x00
0x00 5001		PA_IDR	Port A input pin value register	0xXX ⁽¹⁾
0x00 5002	Port A	PA_DDR	Port A data direction register	0x00
0x00 5003		PA_CR1	Port A control register 1	0x00
0x00 5004		PA_CR2	Port A control register 2	0x00
0x00 5005		PB_ODR	Port B data output latch register	0x00
0x00 5006		PB_IDR Port B input pin value register		0xXX ⁽¹⁾
0x00 5007	Port B	PB_DDR	Port B data direction register	0x00
0x00 5008	-	PB_CR1	Port B control register 1	0x00
0x00 5009		PB_CR2	Port B control register 2	0x00
0x00 500A		PC_ODR	Port C data output latch register	0x00
0x00 500B		PB_IDR	Port C input pin value register	0xXX ⁽¹⁾
0x00 500C	Port C	PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xXX ⁽¹⁾
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012	PD_CR1 Pc		Port D control register 1	0x02
0x00 5013		PD_CR2	Port D control register 2	0x00

Table 13. I/O port hardware register map



Address	Block	Register label	Register name	Reset status				
0x00 5320		TIM3_CR1	TIM3 control register 1	0x00				
0x00 5321		TIM3_IER	TIM3 interrupt enable register	0x00				
0x00 5322		TIM3_SR1	TIM3 status register 1	0x00				
0x00 5323		TIM3_SR2	TIM3 status register 2	0x00				
0x00 5324		TIM3_EGR	TIM3 event generation register	0x00				
0x00 5325		TIM3_CCMR1	TIM3 capture/compare mode register 1	0x00				
0x00 5326		TIM3_CCMR2	TIM3 capture/compare mode register 2	0x00				
0x00 5327		TIM3_CCER1	TIM3 capture/compare enable register 1	0x00				
0x00 5328	TIM3	TIM3_CNTRH	TIM3 counter high	0x00				
0x00 5329		TIM3_CNTRL	TIM3 counter low	0x00				
0x00 532A		TIM3_PSCR	TIM3_PSCR TIM3 prescaler register					
0x00 532B		TIM3_ARRH	TIM3 auto-reload register high	0xFF				
0x00 532C		TIM3_ARRL	TIM3 auto-reload register low	0xFF				
0x00 532D		TIM3_CCR1H	TIM3 capture/compare register 1 high	0x00				
0x00 532E		TIM3_CCR1L	TIM3 capture/compare register 1 low	0x00				
0x00 532F		TIM3_CCR2H	TIM3 capture/compare register 2 high	0x00				
0x00 5330		TIM3_CCR2L	TIM3 capture/compare register 2 low	0x00				
0x00 5331 to 0x00 533F		Re	eserved area (15 bytes)					
0x00 5340		TIM4_CR1	TIM4 control register 1	0x00				
0x00 5341		TIM4_IER	TIM4 interrupt enable register	0x00				
0x00 5342		TIM4_SR	TIM4 status register	0x00				
0x00 5343	TIM4	TIM4_EGR	TIM4 event generation register	0x00				
0x00 5344		TIM4_CNTR	TIM4 counter	0x00				
0x00 5345		TIM4_PSCR	TIM4 prescaler register	0x00				
0x00 5346		TIM4_ARR	TIM4 auto-reload register	0xFF				
0x00 5347 to 0x00 53FF		Reserved area (185 bytes)						

 Table 14. General hardware register map (continued)



Address	Block	Register label	Register name	Reset status			
0x00 5437	beCAN	CAN_PF	CAN paged register F	0xXX ⁽³⁾			
0x00 5438 to 0x00 57FF	Reserved area (968 bytes)						

 Table 14. General hardware register map (continued)

1. Depends on the previous reset source.

2. Write only register.

3. If the bootloader is enabled, it is initialized to 0x00.

Table 15. CPU/SWIM/debug module/interrupt controller registers

Address	Block	Register label	Register name	Reset status			
0x00 7F00		А	Accumulator	0x00			
0x00 7F01		PCE	Program counter extended	0x00			
0x00 7F02		PCH	Program counter high	0x80			
0x00 7F03		PCL	Program counter low	0x00			
0x00 7F04	CPU ⁽¹⁾	XH X index register hi		0x00			
0x00 7F05		XL	X index register low	0x00			
0x00 7F06		YH	Y index register high	0x00			
0x00 7F07		YL	Y index register low	0x00			
0x00 7F08		SPH	Stack pointer high	0x17 ⁽²⁾			
0x00 7F09		SPL Stack pointer low					
0x00 7F0A		CC	Condition code register	0x28			
0x00 7F0B to 0x00 7F5F	Reserved area (85 bytes)						
0x00 7F60	CPU	CFG_GCR	Global configuration register	0x00			
0x00 7F70		ITC_SPR1	Interrupt software priority register 1	0xFF			
0x00 7F71		ITC_SPR2	Interrupt software priority register 2	0xFF			
0x00 7F72		ITC_SPR3	Interrupt software priority register 3	0xFF			
0x00 7F73	ITC	ITC_SPR4	Interrupt software priority register 4	0xFF			
0x00 7F74		ITC_SPR5	Interrupt software priority register 5	0xFF			
0x00 7F75		ITC_SPR6	Interrupt software priority register 6	0xFF			
0x00 7F76		ITC_SPR7	Interrupt software priority register 7	0xFF			
0x00 7F77		ITC_SPR8	Interrupt software priority register 8	0xFF			
0x00 7F78 to 0x00 7F79	Reserved area (2 bytes)						
0x00 7F80	SWIM	SWIM_CSR	SWIM control status register	0x00			



9 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Each option byte has to be stored twice, for redundancy, in a regular form (OPTx) and a complemented one (NOPTx), except for the ROP (read-out protection) option byte and option bytes 8 to 16.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in *Table 18: Option bytes* below.

Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP and UBC options that can only be changed in ICP mode (via SWIM).

Refer to the STM8 Flash programming manual (PM0047) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

Addr	Option	Option	Option bits									
Addr.	name	no.	7	6	5	4	3	2	1	0	setting	
0x00 4800	Read-out protection (ROP)	OPT0		ROP[7:0]							0x00	
0x00 4801	User boot	OPT1		UBC[7:0]						0x00		
0x00 4802	(UBC)	NOPT1		NUBC[7:0]								
0x00 4803	Alternate function	OPT2	AFR7	AFR6	AFR5	AFR4	AFR3	AFR2	AFR1	AFR0	0x00	
0x00 4804	remapping (AFR)	NOPT2	NAFR7	NAFR6	NAFR5	NAFR4	NAFR3	NAFR2	NAFR1	NAFR0	0xFF	
0x00 4805	Watchdog	OPT3		Rese	erved		LSI_ EN	IWDG _HW	WWD G_HW	WWDG _HALT	0x00	
0x00 4806	option	NOPT3		Rese	erved		NLSI_ EN	NIWD G_HW	NWWD G_HW	NWWG _HALT	0xFF	
0x00 4807	Clock	OPT4		Rese	erved		EXT CLK	CKAW USEL	PRSC1	PRSC0	0x00	
0x00 4808	option	NOPT4		Reserved NEXT NCKAW USEL NPRSC1				NPRSC 0	0xFF			
0x00 4809	HSE clock	OPT5		HSECNT[7:0]					0x00			
0x00 480A	startup	NOPT5				NHSE	ECNT[7:0]			0xFF	

Table 18. Option bytes



Option byte no.	Description							
OPT12	TMU_KEY 5 [7:0]: Temporary unprotection key 4							
	TMU_KEY 6 [7:0]: Temporary unprotection key 5							
01110	Temporary unprotection key: Must be different from 0x00 or 0xFF							
OPT14	TMU_KEY 7 [7:0]: Temporary unprotection key 6							
	Temporary unprotection key: Must be different from 0x00 or 0xFF							
	TMU_KEY 8 [7:0]: Temporary unprotection key 7							
OFTIS	Temporary unprotection key: Must be different from 0x00 or 0xFF							
	TMU_MAXATT [7:0]: TMU access failure counter							
	TMU_MAXATT can be initialized with the desired value only if TMU is disabled (TMU[3:0]=0101 in OPT6 option byte).							
OPT16	When TMU is enabled, any attempt to temporary remove the readout							
	When the option byte value reaches 0x08, the Flash memory and data							
	EEPROM are erased.							
	BL[7:0]: Bootloader enable							
OPT17	If this option byte is set to 0x55 (complementary value 0xAA) the bootloader program is activated also in case of a programmed code memory (for more details, see the bootloader user manual, UM0560).							

Table 19. Option byte description (continued)



10 Electrical characteristics

10.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

10.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = -40$ °C, $T_A = 25$ °C, and $T_A = T_{Amax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

10.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 5.0$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.

10.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

10.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 9*.







Operating conditions 10.3

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{CPU}	Internal CPI Lelack fraguency	1 wait state T _A = -40 °C to 150 °C	16	24	24 MH7	
		0 wait state T _A = -40 °C to 150 °C	0	16		
$V_{DD/}V_{DDIO}$	Standard operating voltage	-	3.0	5.5	V	
V _{CAP} ⁽¹⁾	C _{EXT} : capacitance of external capacitor	-	470	3300	nF	
	ESR of external capacitor	at 1 MHz ⁽²⁾	-	0.3	Ω	
	ESL of external capacitor		-	15	nH	
T _A		Suffix A		85		
	Ambient temperature	Suffix C	- 40	125		
		Suffix D		150	°C	
TJ	Junction temperature range	Suffix A		90	C	
		Suffix C	- 40	130		
		Suffix D		155		

Fable	24.	General	operating	conditions
abic	<u> </u>	General	operating	contaitions

Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum value must be respected for the full application range.

2. This frequency of 1 MHz as a condition for V_{CAP} parameters is given by design of internal regulator.

fcpu [MHz] 24 Functionality guaranteed @TA -40 to 150 °C at 1 waitstate Functionality. not guaranteed 16 in this area 12 Functionality guaranteed @TA -40 to 150 °C at 0 waitstate 8 4 0 3.0 4.0 5.0 5.5 Supply voltage [V] MSv44121V1

Figure 11. f_{CPUmax} versus V_{DD}



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
t _{VDD}	V _{DD} rise time rate	-	2 ⁽¹⁾	-	8	ue//
	V _{DD} fall time rate	-	2 ⁽¹⁾	-	8	μ5/ν
t _{TEMP}	Reset release delay	V_{DD} rising	-	1	1.7	ms
	Reset generation delay	V _{DD} falling	-	3	-	μs
V _{IT+}	Power-on reset threshold ^{(2) (3)}	-	2.65	2.8	2.95	V
V _{IT-}	Brown-out reset threshold	-	2.58	2.73	2.88	v
V _{HYS(BOR)}	Brown-out reset hysteresis	-	-	70 ⁽¹⁾	-	mV

Table 25. Operating conditions at power-up/power-down

1. Guaranteed by design, not tested in production.

2. If V_{DD} is below 3 V, the code execution is guaranteed above the V_{IT-} and V_{IT+} thresholds. RAM content is kept. The EEPROM programming sequence must not be initiated.

3. There is inrush current into V_{DD} present after device power on to charge C_{EXT} capacitor. This inrush energy depends from C_{EXT} capacitor value. For example, a C_{EXT} of 1 μ F requires Q=1 μ F x 1.8 V = 1.8 μ C.

10.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in *Table 24*. Care should be taken to limit the series inductance to less than 15 nH.



1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

10.3.2 Supply current characteristics

The current consumption is measured as described in *Figure 9 on page 59* and *Figure 10 on page 60*.

If not explicitly stated, general conditions of temperature and voltage apply.



Low-speed internal RC oscillator (LSI)

Subject to general operating conditions for V_{DD} and $T_{\text{A}}.$

Table 34. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{LSI}	Frequency	-	112	128	144	kHz
t _{su(LSI)}	LSI oscillator wakeup time	-	-	-	7 ⁽¹⁾	μs

1. Guaranteed by characterization results, not tested in production.



Figure 22. Typical LSI frequency vs V_{DD}





Figure 25. Typical pull-up current I_{pu} vs V_{DD} @ four temperatures⁽¹⁾

1. The pull-up is a pure resistor (slope goes through 0).

Typical output level curves

Figure 26 to *Figure 35* show typical output level curves measured with output on a single pin.







Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



Figure 56. LQFP32 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.



14 Revision history

Date	Revision	Changes	
31-Jan-2008	1	Initial release	
22-Aug-2008	2	Added 'H' products to the datasheet (Flash no EEPROM). Section : Features on cover page: Updated Memories, Reset and supply management, Communication interfaces and I/Os; reduced wakeup pins by 1. Table 1: Device summary: Removed STM8AF6168, STM8AF6148, STM8AF6166, STM8AF6146, STM8AF5166. Section 1: Introduction, Section 5: Product overview, Section 9: Option bytes, Section 6.2: Alternate function remapping, Table 21: Current characteristics: Updated reference documentation: RM0009, PM0047, and UM0470. Section 3: Description: added information about peak performance. Section 3: Product line-up: Removed STM8A common features table. Table 4: Peripheral clock gating bits (CLK_PCKENR1): Removed STM8AF5186T, STM8AF5176T, STM8AF5168T, and STM8AF5186T, STM8AF5176T, STM8AF5168T, and STM8AF5166T. Table 5: Peripheral clock gating bits (CLK_PCKENR2): Removed STM8AF6168T, STM8AF6166T, STM8AF6148T, and STM8AF6168T, STM8AF6166T, STM8AF6148T, and STM8AF6168T, STM8AF6166T, STM8AF6148T, and STM8AF6146T. Section 5.5.2: 128 kHz low-speed internal RC oscillator (LSI): Major modification, TMU included. Section 5.5.3: 128 kHz low-speed internal RC oscillator (LSI): User trimming updated. Section 5.5.3: 218 kHz low-speed internal RC oscillator (LSI): LSI as CPU clock added. Section 5.5.4: 24 MHz high-speed external crystal oscillator (HSE), Section 5.5.5: External clock input: Maximum frequency conditional 32 Kbyte/128 Kbyte. Section 5.9: Communication interfaces, Section 5.9.3: Serial peripheral interface (SPI): SPI 10 Mb/s. Figure 3: LQFP 80-pin pinout, Figure 4: LQFP 64-pin pinout, Figure 6: STM8AF62xx LQFP/VFQFPN 32-pin pinout: Amended footnote 1. Table 12: Memory model 128K: HS output changed from 20 mA to 8 mA. Section 7.3: Cupply ourrent characteristics Note on typical/WC values added.	

Table 55. Document revision history



Date	Revision	Changes
22-Aug-2008	2 (continued)	Table 18: Typ. IDD(WFI)HSI vs. VDD @ fCPU = 16 MHz, peripherals= off: Replaced the source blocks 'simple USART', 'very low-endtimer (timer 4)', and 'EEPROM' with 'LINUART', timer4' and'reserved' respectively, added TMU registers.Table 20: HSE oscillator circuit diagram: Updated OPT6 and NOPT6,added OPT7 to 17 (TMU, BL)Table 21: Typical HSI frequency vs VDD: Updated OPT1 UBC[7:0],OPT4 CKAWUSEL, OPT4 PRSC [1:0], and OPT6, added OPT7 to16 (TMU).Table 23: Operating lifetime: Amended footnotes.Table 26: Total current consumption in Run, Wait and Slow mode.General conditions for VDD apply, TA = -40 °C to 150 °C: Addedparameter 'voltage and current operating conditions'.Table 27: Total current consumption in Halt and Active-halt modes.General conditions for VDD applied. TA = -40 °C to 55 °C unlessotherwise stated: Amended footnotes.Table 28: Oscillator current consumption: Replaced.Table 29: Programming current consumption: Amended maximumdata and footnotes.Table 21: Current characteristics: Replaced.Table 22: Thermal characteristics: Added and amended I _{DD(RUN})data; amended I _{DD(WFI}) data; amended footnotes.Figure 13 to Figure 18: info on peripheral activity added.Table 33: HSI oscillator characteristics: Modified f _{HSE_ext} data andadded V _{HSEdhl} data.Table 35: Flash program memory/data EEPROM memory: RemovedACC _{HSI} parameters and replaced with ACC _{HS} parameters; amendeddata and footnotes.Table 40: TMI 1, 2, 3, and 4 electrical specifications: Added V _{OH} andV _{OL} parameters (Update

Table 55. Document revision history (continued)



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

