



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	52
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6269tay">https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6269tay</a>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	STM8AF526x/8x/Ax product line-up with CAN . . . . .	11
Table 3.	STM8AF6269/8x/Ax product line-up without CAN . . . . .	11
Table 4.	Peripheral clock gating bits (CLK_PCKENR1) . . . . .	18
Table 5.	Peripheral clock gating bits (CLK_PCKENR2) . . . . .	19
Table 6.	Advanced control and general purpose timers . . . . .	21
Table 7.	TIM4 . . . . .	21
Table 8.	ADC naming . . . . .	22
Table 9.	Communication peripheral naming correspondence . . . . .	22
Table 10.	Legend/abbreviation for the pin description table . . . . .	33
Table 11.	STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description . . . . .	34
Table 12.	Memory model 128K. . . . .	41
Table 13.	I/O port hardware register map . . . . .	41
Table 14.	General hardware register map . . . . .	43
Table 15.	CPU/SWIM/debug module/interrupt controller registers . . . . .	51
Table 16.	Temporary memory unprotection registers . . . . .	52
Table 17.	STM8A interrupt table . . . . .	53
Table 18.	Option bytes . . . . .	54
Table 19.	Option byte description . . . . .	56
Table 20.	Voltage characteristics . . . . .	60
Table 21.	Current characteristics . . . . .	61
Table 22.	Thermal characteristics . . . . .	61
Table 23.	Operating lifetime . . . . .	61
Table 24.	General operating conditions . . . . .	62
Table 25.	Operating conditions at power-up/power-down . . . . .	63
Table 26.	Total current consumption in Run, Wait and Slow mode. General conditions for $V_{DD}$ apply, $T_A = -40^\circ\text{C}$ to $150^\circ\text{C}$ . . . . .	64
Table 27.	Total current consumption in Halt and Active-halt modes. General conditions for $V_{DD}$ applied. $T_A = -40^\circ\text{C}$ to $55^\circ\text{C}$ unless otherwise stated . . . . .	65
Table 28.	Oscillator current consumption . . . . .	65
Table 29.	Programming current consumption . . . . .	66
Table 30.	Typical peripheral current consumption $V_{DD} = 5.0\text{ V}$ . . . . .	66
Table 31.	HSE external clock characteristics . . . . .	68
Table 32.	HSE oscillator characteristics . . . . .	69
Table 33.	HSI oscillator characteristics . . . . .	70
Table 34.	LSI oscillator characteristics . . . . .	71
Table 35.	Flash program memory/data EEPROM memory . . . . .	72
Table 36.	Flash program memory . . . . .	72
Table 37.	Data memory . . . . .	73
Table 38.	I/O static characteristics . . . . .	74
Table 39.	NRST pin characteristics . . . . .	78
Table 40.	TIM 1, 2, 3, and 4 electrical specifications . . . . .	80
Table 41.	SPI characteristics . . . . .	81
Table 42.	$\text{I}^2\text{C}$ characteristics . . . . .	84
Table 43.	ADC characteristics . . . . .	85
Table 44.	ADC accuracy for $V_{DDA} = 5\text{ V}$ . . . . .	86
Table 45.	EMS data . . . . .	87
Table 46.	EMI data . . . . .	88

### 5.4.2 Write protection (WP)

Write protection in application mode is intended to avoid unintentional overwriting of the memory. The write protection can be removed temporarily by executing a specific sequence in the user software.


### 5.4.3 Protection of user boot code (UBC)

If the user chooses to update the Flash program memory using a specific boot code to perform in application programming (IAP), this boot code needs to be protected against unwanted modification.

In the STM8A a memory area of up to 128 Kbytes can be protected from overwriting at user option level. Other than the standard write protection, the UBC protection can exclusively be modified via the debug interface, the user software cannot modify the UBC protection status.

The UBC memory area contains the reset and interrupt vectors and its size can be adjusted in increments of 512 bytes by programming the UBC and NUBC option bytes (see [Section 9: Option bytes on page 54](#)).

**Figure 2. Flash memory organization of STM8A products**



### 5.4.4 Read-out protection (ROP)

The STM8A provides a read-out protection of the code and data memory which can be activated by an option byte setting (see the ROP option byte in section 10).

The read-out protection prevents reading and writing Flash program memory, data memory and option bytes via the debug module and SWIM interface. This protection is active in all device operation modes. Any attempt to remove the protection by overwriting the ROP option byte triggers a global erase of the program and data memory.

## 5.8 Analog to digital converter (ADC)

The STM8A products described in this datasheet contain a 10-bit successive approximation ADC with up to 16 multiplexed input channels, depending on the package.

The ADC name differs between the datasheet and the STM8A/S reference manual (see [Table 8](#)).

**Table 8. ADC naming**

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
ADC	ADC2

### ADC features

- 10-bit resolution
- Single and continuous conversion modes
- Programmable prescaler:  $f_{MASTER}$  divided by 2 to 18
- Conversion trigger on timer events, and external events
- Interrupt generation at end of conversion
- Selectable alignment of 10-bit data in 2 x 8 bit result registers
- Shadow registers for data consistency
- ADC input range:  $V_{SSA} \leq V_{IN} \leq V_{DDA}$
- Schmitt-trigger on analog inputs can be disabled to reduce power consumption

## 5.9 Communication interfaces

The following sections give a brief overview of the communication peripheral. Some peripheral names differ between the datasheet and STM8S series and STM8AF series 8-bit microcontrollers reference manual (see [Table 9](#)).

**Table 9. Communication peripheral naming correspondence**

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
USART	UART1
LINUART	UART3


### 5.9.1 Universal synchronous/asynchronous receiver transmitter (USART)

The devices covered by this datasheet contain one USART interface. The USART can operate in standard SCI mode (serial communication interface, asynchronous) or in SPI emulation mode. It is equipped with a 16 bit fractional prescaler. It features LIN master support.


## 6 Pinouts and pin description

### 6.1 Package pinouts

Figure 3. LQFP 80-pin pinout



1. The CAN interface is only available on STM8AF52xx product lines.
2. (HS) stands for high sink capability.

**Figure 6. STM8AF62xx LQFP/VFQFPN 32-pin pinout**

1. HS stands for high sink capability.

**Table 10. Legend/abbreviation for the pin description table**

Type	I= input, O = output, S = power supply	
Level	Input	CM = CMOS (standard for all I/Os)
	Output	HS = high sink (8 mA)
Output speed	O1 = Standard (up to 2 MHz) O2 = Fast (up to 10 MHz) O3 = Fast/slow programmability with slow as default state after reset O4 = Fast/slow programmability with fast as default state after reset	
Port and control configuration	Input	float = floating, wpu = weak pull-up
	Output	T = true open drain, OD = open drain, PP = push pull
Reset state	Bold X (pin state after reset release). Unless otherwise specified, the pin state is the same during the reset phase (i.e. "under reset") and after internal reset release (i.e. at reset state).	

Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

Pin number					Pin name	Type	Input		Output			Main function (after reset)	Default alternate function	Alternate function after remap [option bit]		
LQFP80	LQFP64	LQFP48	STM8AF62xx	LQFP32/VFQFPN32			Floating	Wpu	Ext. interrupt	High sink	Speed	OD	PP			
38	-	-	-	-	PH7/TIM1_CH1N	I/O	X	X	-	-	O1	X	X	Port H7	Timer 1 - inverted channel 2	-
39	31	23	-	-	PE7/AIN8	I/O	X	X	-	-	O1	X	X	Port E7	Analog input 8	-
40	32	24			PE6/AIN9	I/O	X	X	X	-	O1	X	X	Port E6	Analog input 9	-
41	33	25	17	17	PE5/SPI_NSS <sup>(2)</sup>	I/O	X	X	X	-	O1	X	X	Port E5	SPI master/slave select	-
42	-	-	-	-	PC0/ADC_ETR	I/O	X	X	X	-	O1	X	X	Port C0	ADC trigger input	-
43	34	26	18	18	PC1/TIM1_CH1	I/O	X	X	X	HS	O3	X	X	Port C1	Timer 1 - channel 1	-
44	35	27	19	19	PC2/TIM1_CH2	I/O	X	X	X	HS	O3	X	X	Port C2	Timer 1 - channel 2	-
45	36	28	20	20	PC3/TIM1_CH3	I/O	X	X	X	HS	O3	X	X	Port C3	Timer 1 - channel 3	-
46	37	29	21	21	PC4/TIM1_CH4	I/O	X	X	X	HS	O3	X	X	Port C4	Timer 1 - channel 4	-
47	38	30	22	22	PC5/SPI_SCK <sup>(2)</sup>	I/O	X	X	X	-	O3	X	X	Port C5	SPI clock	-
48	39	31	-	-	V <sub>SSIO_2</sub>	S	-	-	-	-	-	-	-	I/O ground		-
49	40	32	-	-	V <sub>DDIO_2</sub>	S	-	-	-	-	-	-	-	I/O power supply		-
50	41	33	23	-	PC6/SPI_MOSI <sub>(2)</sub>	I/O	X	X	X	-	O3	X	X	Port C6	SPI master out/slave in	-
51	42	34	24	-	PC7/SPI_MISO <sub>(2)</sub>	I/O	X	X	X	-	O3	X	X	Port C7	SPI master in/slave out	-
52	43	35	-	23	PG0/CAN_TX	I/O	X	X	-	-	O1	X	X	Port G0	CAN transmit	-
53	44	36	-	24	PG1/CAN_RX	I/O	X	X	-	-	O1	X	X	Port G1	CAN receive	-
54	45	-	-	-	PG2	I/O	X	X	-	-	O1	X	X	Port G2	-	-

Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

Pin number					Pin name	Type	Input		Output			Main function (after reset)	Default alternate function	Alternate function after remap [option bit]		
LQFP80	LQFP64	LQFP48	STM8AF62xx	LQFP32/VFQFPN32			Floating	Wpu	Ext. interrupt	High sink	Speed	OD	PP			
78	62	46	30	30	PD5/LINUART_TX	I/O	X	X	X	-	O1	X	X	Port D5	LINUART data transmit	-
79	63	47	31	31	PD6/LINUART_RX	I/O	X	X	X	-	O1	X	X	Port D6	LINUART data receive	-
80	64	48	32	32	PD7/TLI <sup>(5)</sup>	I/O	X	X	X	-	O1	X	X	Port D7	Top level interrupt	-

1. In Halt/Active-halt mode, this pin behaves as follows:
  - The input/output path is disabled.
  - If the HSE clock is used for wakeup, the internal weak pull-up is disabled.
  - If the HSE clock is off, the internal weak pull-up setting is used. It is configured through Px\_CR1[7:0] bits of the corresponding port control register. Px\_CR1[7:0] bits must be set correctly to ensure that the pin is not left floating in Halt/Active-halt mode.
2. SPI and USTART are not available in STM8AF5286UC, refer to [Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout](#) for the pin names.
3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to V<sub>DD</sub> are not implemented)
4. The PD1 pin is in input pull-up during the reset phase and after reset release.
5. If this pin is configured as interrupt pin, it will trigger the TLI.

Table 13. I/O port hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5014	Port E	PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0xXX <sup>(1)</sup>
0x00 5016		PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018		PE_CR2	Port E control register 2	0x00
0x00 5019	Port F	PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0xXX <sup>(1)</sup>
0x00 501B		PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00
0x00 501E	Port G	PG_ODR	Port G data output latch register	0x00
0x00 501F		PG_IDR	Port G input pin value register	0xXX <sup>(1)</sup>
0x00 5020		PG_DDR	Port G data direction register	0x00
0x00 5021		PG_CR1	Port G control register 1	0x00
0x00 5022		PG_CR2	Port G control register 2	0x00
0x00 5023	Port H	PH_ODR	Port H data output latch register	0x00
0x00 5024		PH_IDR	Port H input pin value register	0xXX <sup>(1)</sup>
0x00 5025		PH_DDR	Port H data direction register	0x00
0x00 5026		PH_CR1	Port H control register 1	0x00
0x00 5027		PH_CR2	Port H control register 2	0x00
0x00 5028	Port I	PI_ODR	Port I data output latch register	0x00
0x00 5029		PI_IDR	Port I input pin value register	0xXX <sup>(1)</sup>
0x00 502A		PI_DDR	Port I data direction register	0x00
0x00 502B		PI_CR1	Port I control register 1	0x00
0x00 502C		PI_CR2	Port I control register 2	0x00

1. Depends on the external circuitry.

Table 14. General hardware register map

Address	Block	Register label	Register name	Reset status
0x00 505A	Flash	FLASH_CR1	Flash control register 1	0x00
0x00 505B		FLASH_CR2	Flash control register 2	0x00
0x00 505C		FLASH_NCR2	Flash complementary control register 2	0xFF
0x00 505D		FLASH_FPR	Flash protection register	0x00
0x00 505E		FLASH_NFPR	Flash complementary protection register	0xFF
0x00 505F		FLASH_IAPSR	Flash in-application programming status register	0x40
0x00 5060 to 0x005061		Reserved area (2 bytes)		
0x00 5062	Flash	FLASH_PUKR	Flash Program memory unprotection register	0x00
0x00 5063	Reserved area (1 byte)			
0x00 5064	Flash	FLASH_DUKR	Data EEPROM unprotection register	0x00
0x00 5065 to 0x00 509F	Reserved area (59 bytes)			
0x00 50A0	ITC	EXTI_CR1	External interrupt control register 1	0x00
0x00 50A1		EXTI_CR2	External interrupt control register 2	0x00
0x00 50A2 to 0x00 50B2	Reserved area (17 bytes)			
0x00 50B3	RST	RST_SR	Reset status register	0XX <sup>(1)</sup>
0x00 50B4 to 0x00 50BF	Reserved area (12 bytes)			
0x00 50C0	CLK	CLK_ICKR	Internal clock control register	0x01
0x00 50C1		CLK_ECKR	External clock control register	0x00
0x00 50C2	Reserved area (1 byte)			

Table 18. Option bytes (continued)


Addr.	Option name	Option byte no.	Option bits								Factory default setting
			7	6	5	4	3	2	1	0	
0x00 480B	TMU	OPT6	TMU[3:0]								0x00
0x00 480C		NOPT6	NTMU[3:0]								0xFF
0x00 480D	Flash wait states	OPT7	Reserved						WAIT STATE	0x00	
0x00 480E		NOPT7	Reserved						NWAIT STATE	0xFF	
0x00 480F			Reserved								
0x00 4810	TMU	OPT8	TMU_KEY 1 [7:0]								0x00
0x00 4811		OPT9	TMU_KEY 2 [7:0]								0x00
0x00 4812		OPT10	TMU_KEY 3 [7:0]								0x00
0x00 4813		OPT11	TMU_KEY 4 [7:0]								0x00
0x00 4814		OPT12	TMU_KEY 5 [7:0]								0x00
0x00 4815		OPT13	TMU_KEY 6 [7:0]								0x00
0x00 4816		OPT14	TMU_KEY 7 [7:0]								0x00
0x00 4817		OPT15	TMU_KEY 8 [7:0]								0x00
0x00 4818		OPT16	TMU_MAXATT [7:0]								0xC7
0x00 4819 to 487D			Reserved								
0x00 487E	Boot-loader <sup>(1)</sup>	OPT17	BL [7:0]								0x00
0x00 487F		NOPT17	NBL [7:0]								0xFF

1. This option consists of two bytes that must have a complementary value in order to be valid. If the option is invalid, it has no effect on EMC reset.

### 10.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 10](#).

**Figure 10. Pin input voltage**



## 10.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 20: Voltage characteristics](#), [Table 21: Current characteristics](#) and [Table 22: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect the device's reliability. The device's mission profile (application conditions) is compliant with the JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

**Table 20. Voltage characteristics**

Symbol	Ratings	Min	Max	Unit
$V_{DDx} - V_{SS}$	Supply voltage (including $V_{DDA}$ and $V_{DDIO}$ ) <sup>(1)</sup>	-0.3	6.5	V
$V_{IN}$	Input voltage on true open drain pins (PE1, PE2) <sup>(2)</sup>	$V_{SS} - 0.3$	6.5	
	Input voltage on any other pin <sup>(2)</sup>	$V_{SS} - 0.3$	$V_{DD} + 0.3$	
$ V_{DDx} - V_{DD} $	Variations between different power pins	-	50	mV
$ V_{SSx} - V_{SS} $	Variations between all the different ground pins	-	50	
$V_{ESD}$	Electrostatic discharge voltage	see <a href="#">Absolute maximum ratings (electrical sensitivity) on page 88</a>		

1. All power ( $V_{DD}$ ,  $V_{DDIO}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSIO}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply
2.  $I_{INJ(PIN)}$  must never be exceeded. This is implicitly insured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ . For true open-drain pads, there is no positive injection current, and the corresponding  $V_{IN}$  maximum must always be respected

**Table 21. Current characteristics**

Symbol	Ratings	Max.	Unit
$I_{VDDIO}$	Total current into $V_{DDIO}$ power lines (source) <sup>(1)(2)(3)</sup>	100	mA
$I_{VSSIO}$	Total current out of $V_{SS}$ ground lines (sink) <sup>(1)(2)(3)</sup>	100	
$I_{IO}$	Output current sunk by any I/O and control pin	20	
	Output current source by any I/Os and control pin	-20	
$I_{INJ(PIN)}^{(4)}$	Injected current on any pin	$\pm 10$	
$I_{INJ(TOT)}$	Sum of injected currents	50	

1. All power ( $V_{DD}$ ,  $V_{DDIO}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSIO}$ ,  $V_{SSA}$ ) pins must always be connected to the external supply.
2. The total limit applies to the sum of operation and injected currents.
3.  $V_{DDIO}$  includes the sum of the positive injection currents.  $V_{SSIO}$  includes the sum of the negative injection currents.
4. This condition is implicitly insured if VIN maximum is respected. If VIN maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $VIN > VDD$  while a negative injection is induced by  $VIN < VSS$ . For true open-drain pads, there is no positive injection current allowed and the corresponding VIN maximum must always be respected.

**Table 22. Thermal characteristics**

Symbol	Ratings	Value	Unit
$T_{STG}$	Storage temperature range	-65 to 150	°C
$T_J$	Maximum junction temperature	160	

**Table 23. Operating lifetime<sup>(1)</sup>**

Symbol	Ratings	Value	Unit
OLF	Conforming to AEC-Q100 rev G	-40 to 125 °C	Grade 1
		-40 to 150 °C	Grade 0


1. For detailed mission profile analysis, please contact the nearest ST Sales Office.

## 10.3 Operating conditions

Table 24. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{CPU}$	Internal CPU clock frequency	1 wait state $T_A = -40 \text{ }^{\circ}\text{C} \text{ to } 150 \text{ }^{\circ}\text{C}$	16	24	MHz
		0 wait state $T_A = -40 \text{ }^{\circ}\text{C} \text{ to } 150 \text{ }^{\circ}\text{C}$	0	16	
$V_{DD}/V_{DDIO}$	Standard operating voltage	-	3.0	5.5	V
$V_{CAP}^{(1)}$	$C_{EXT}$ : capacitance of external capacitor	-	470	3300	nF
	ESR of external capacitor	at 1 MHz <sup>(2)</sup>	-	0.3	$\Omega$
	ESL of external capacitor		-	15	nH
$T_A$	Ambient temperature	Suffix A	- 40	85	$^{\circ}\text{C}$
		Suffix C		125	
		Suffix D		150	
$T_J$	Junction temperature range	Suffix A	- 40	90	
		Suffix C		130	
		Suffix D		155	

1. Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum value must be respected for the full application range.
2. This frequency of 1 MHz as a condition for  $V_{CAP}$  parameters is given by design of internal regulator.


Figure 11.  $f_{CPUmax}$  versus  $V_{DD}$ 

**Table 49. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package mechanical data<sup>(1)</sup>**

Symbol	millimeters			inches		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.220	0.320	0.380	0.0087	0.0126	0.0150
c	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.350	-	-	0.4862	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.350	-	-	0.4862	-
e	-	0.650	-	-	0.0256	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.100	-	-	0.0039

1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 46. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package recommended footprint**




1. Dimensions are expressed in millimeters.

## Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.


Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Figure 50. LQFP64 marking example (package top view)**



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

**Figure 52. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint**



1. Dimensions are expressed in millimeters.

### Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

**Table 55. Document revision history (continued)**

Date	Revision	Changes
16-Sep-2008	3	<p>Replaced the salestype 'STM8H61xx' with 'STM8AH61xx on the first page.</p> <p>Added 'part numbers' to heading rows of <a href="#">Table 1: Device summary</a>.</p> <p>Updated the 80-pin package silhouette on cover page in line with POA 0062342-revD.</p> <p><a href="#">Table 18</a>: Renamed 'TMU key registers 0-7 [7:0]' as 'TMU key registers 1-8 [7:0]'</p> <p><a href="#">Section 9</a>: Updated introductory text concerning option bytes which do not need to be saved in a complementary form.</p> <p><a href="#">Table 18</a>: Renamed the option bits 'TMU[0:3]', 'NTMU[0:3]', and 'TMU_KEY 0-7 [7:0]' as 'TMU[3:0]', 'NTMU[3:0]', and 'TMU_KEY 1-8 [7:0]' respectively.</p> <p><a href="#">Table 21</a>: Updated values of option byte 5 (HSECNT[7:0]); inverted the description of option byte 6 (TMU[3:0]); renamed option bytes 8 to 15 'TMU_KEY 0-7 [7:0]', as 'TMU_KEY 1-8 [7:0]'.</p> <p>Updated 80-pin package information in line with POA 0062342-revD in <a href="#">Figure 45</a> and <a href="#">Table 53</a>.</p>
01-Jul-2009	4	<p>Added 'STM8AH61xx' and 'STM8AH51xx to document header.</p> <p>Updated : <a href="#">Features on page 1</a> (memories, timers, operating temperature, ADC and I/Os).</p> <p>Updated <a href="#">Table 1: Device summary</a></p> <p>Updated Kbyte value of program memory in <a href="#">Section: Introduction</a></p> <p>Changed the first two lines from the top in <a href="#">Section: Description</a>.</p> <p>Updated <a href="#">Figure 1: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax block diagram</a></p> <p>Updated <a href="#">Section 5: Product overview</a></p> <p>In <a href="#">Figure 5: LQFP 48-pin pinout</a>, added USART function to pins 10, 11, and 12; added CAN Tx and CAN Rx functions to pins 35 and 36 respectively.</p> <p><a href="#">Section 6: Pinouts and pin description</a>: deleted the text below the <a href="#">Table 10: Legend/abbreviation for the pin description table</a></p> <p><a href="#">Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description</a>: 68th, 69th pin (LQFP80): replaced X with a dash for PP output and Added a table footnote.</p> <p>Updated <a href="#">Figure 8: Register and memory map</a>.</p> <p><a href="#">Table 12: Memory model 128K</a>: updated footnote</p> <p>Deleted the <a href="#">Table: Stack and RAM partitioning</a></p> <p><a href="#">Table 17: STM8A interrupt table</a>: Updated priorities 13, 15, 17, 20 and 24 and changed table footnote</p> <p>Updated <a href="#">Section 7: Memory and register map</a></p> <p>Updated <a href="#">Table: Data memory</a>, <a href="#">Table: I/O static characteristics</a>, and <a href="#">Table 39: NRST pin characteristics</a>.</p> <p><a href="#">Section 10.1.1: Minimum and maximum values</a>: added ambient temperature <math>T_A = -40^\circ\text{C}</math></p> <p>Updated <a href="#">Table 20: Voltage characteristics</a>.</p> <p>Updated <a href="#">Table 21: Current characteristics</a>.</p> <p>Updated <a href="#">Table 22: Thermal characteristics</a>.</p> <p>Updated <a href="#">Table 24: General operating conditions</a>.</p>

**Table 55. Document revision history (continued)**

Date	Revision	Changes
13-Apr-2010	6	<p>Updated title on cover page.</p> <p>Modified cover page header to clarify the part numbers covered by the datasheets. Updated footnote on <a href="#">Table 1: Device summary</a> to add 'P' order codes.</p> <p>Changed definition of 'P' order codes.</p> <p>'Q' order codes (FASTROM and EEPROM) removed.</p> <p>Reorganized the content of <a href="#">Section 5: Product overview</a>.</p> <p><a href="#">Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description</a> updated PD7/TLI alternate function, removed caution note for PD6/ LINUART_RX, and added note to PA1/OSCIN.</p> <p>Renamed <a href="#">Section 7: Memory and register map</a>, and merged content with <a href="#">Section: Register map</a>. Updated <a href="#">Figure 8: Register and memory map</a>.</p> <p>Renamed BL_EN and NBL_EN, BL and NBL, respectively, in <a href="#">Table 18: Option bytes</a>.</p> <p>Updated AFR4 definition in <a href="#">Table 19: Option byte description</a>.</p> <p>Added C<sub>EXT</sub> in <a href="#">Table 24: General operating conditions</a>, and <a href="#">Section 10.3.1: VCAP external capacitor</a>.</p> <p>Updated t<sub>VDD</sub> in <a href="#">Table 25: Operating conditions at power-up/power-down</a>.</p> <p>Moved <a href="#">Table 30: Typical peripheral current consumption VDD = 5.0 V</a> to <a href="#">Section : Current consumption for on-chip peripherals</a>.</p> <p>Removed V<sub>ESD(MM)</sub> from <a href="#">Table 47: ESD absolute maximum ratings</a>.</p> <p>Updated <a href="#">Section 12: Ordering information</a> to the devices supported by the datasheet.</p> <p>Updated <a href="#">Section 13: STM8 development tools</a>.</p>
08-Jul-2010	7	<p>Added STM8AF5168 and STM8AF518A part number in <a href="#">Figure 4</a>, and STM8AF618A in <a href="#">Figure 5</a>. Added STM8AF52xx, STM8AF6269, STM8AF628x, and STM8AF62Ax.</p> <p>Updated D temperature range to -40 to 150°C.</p> <p>Updated number of I/Os on cover page.</p> <p>Added <a href="#">Table 23: Operating lifetime</a>.</p> <p>Restored V<sub>ESD(MM)</sub> from <a href="#">Table 47: ESD absolute maximum ratings</a>.</p> <p><a href="#">Table 24: General operating conditions</a>: updated V<sub>CAP</sub> information. ESL parameter, and range D maximum junction temperature (T<sub>J</sub>).</p> <p>Added STM8AF52xx and STM8AF62xx, and footnote in <a href="#">Section 12: Ordering information</a>.</p> <p>Updated <a href="#">Section 13: STM8 development tools</a>: added <a href="#">Table: Product evolution summary</a>, and split the beCAN time triggered communication mode limitation in two sections.</p>