



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Not For New Designs   |
|----------------------------|---|
| Core Processor             | STM8A   |
| Core Size                  | 8-Bit   |
| Speed                      | 24MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                             |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                 |
| Number of I/O              | 52  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 1K x 8  |
| RAM Size                   | 6K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V   |
| Data Converters            | A/D 16x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | 64-LQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6269tcx |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 5.9.2 Universal asynchronous receiver/transmitter with LIN support (LINUART)

The devices covered by this datasheet contain one LINUART interface. The interface is available on all the supported packages. The LINUART is an asynchronous serial communication interface which supports extensive LIN functions tailored for LIN slave applications. In LIN mode it is compliant to the LIN standards rev 1.2 to rev 2.2.

Detailed feature list:

## LIN mode

## Master mode

- LIN break and delimiter generation
- LIN break and delimiter detection with separate flag and interrupt source for read back checking.

## Slave mode

- Autonomous header handling one single interrupt per valid header
- Mute mode to filter responses
- Identifier parity error checking
- LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI) clock source
- Break detection at any time, even during a byte reception
- Header errors detection:
  - Delimiter too short
  - Synch field error
  - Deviation error (if automatic resynchronization is enabled)
  - Framing error in synch field or identifier field
  - Header time-out

## UART mode

- Full duplex, asynchronous communications NRZ standard format (mark/space)
- High-precision baud rate generator
  - A common programmable transmit and receive baud rates up to f<sub>MASTER</sub>/16
- Programmable data word length (8 or 9 bits) 1 or 2 stop bits parity control
- Separate enable bits for transmitter and receiver
- Error detection flags
- Reduced power consumption mode
- Multi-processor communication enter mute mode if address match does not occur
- Wakeup from mute mode (by idle line detection or address mark detection)
- Two receiver wakeup modes:
  - Address bit (MSB)
  - Idle line



|        | Pir    | n nu   | mber                          |                     |                        |      | Ir       | npu | t              |           | Out   | out |    |                                      |                                  |  |
|--------|--------|--------|-------------------------------|---------------------|------------------------|------|----------|-----|----------------|-----------|-------|-----|----|--------------------------------------|----------------------------------|--|
| LQFP80 | LQFP64 | LQFP48 | STM8AF62xx<br>LQFP32/VFQFPN32 | STM8AF52x6 VFQFPN32 | Pin name               | Type | Floating | Mpu | Ext. interrupt | High sink | Speed | OD  | ЬР | Main<br>function<br>(after<br>reset) | Default<br>alternate<br>function | Alternate<br>function<br>after remap<br>[option bit] |
| 78     | 62     | 46     | 30                            | 30                  | PD5/<br>LINUART_TX     | I/O  | x        | х   | х              | -         | 01    | х   | х  | Port D5                              | LINUART<br>data<br>transmit      | -  |
| 79     | 63     | 47     | 31                            | 31                  | PD6/<br>LINUART_RX     | I/O  | x        | х   | х              | -         | 01    | х   | x  | Port D6                              | LINUART<br>data<br>receive       | -  |
| 80     | 64     | 48     | 32                            | 32                  | PD7/TLI <sup>(5)</sup> | I/O  | x        | х   | х              | -         | 01    | х   | х  | Port D7                              | Top level<br>interrupt           | -  |

#### Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

In Halt/Active-halt mode, this pin behaves as follows:

The input/output path is disabled.
If the HSE clock is used for wakeup, the internal weak pull-up is disabled.
If the HSE clock is off, the internal weak pull-up setting is used. It is configured through Px\_CR1[7:0] bits of the corresponding port control register. Px\_CR1[7:0] bits must be set correctly to ensure that the pin is not left floating in Halt/Active halt mode. Halt/Active-halt mode.

2. SPI and USTART are not available in STM8AF5286UC, refer to Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout for the pin names.

In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, week pull-up and protection diode to V<sub>DD</sub> are not implemented)

4. The PD1 pin is in input pull-up during the reset phase and after reset release.

5. If this pin is configured as interrupt pin, it will trigger the TLI.



| Address                   | Block   | Register label | Register name                          | Reset<br>status           |  |  |  |  |  |
|---------------------------|---------|----------------|--|---------------------------|--|--|--|--|--|
| 0x00 5250                 |         | TIM1_CR1       | TIM1 control register 1                | 0x00                      |  |  |  |  |  |
| 0x00 5251                 |         | TIM1_CR2       | TIM1 control register 2                | 0x00                      |  |  |  |  |  |
| 0x00 5252                 |         | TIM1_SMCR      | TIM1 slave mode control register       | 0x00                      |  |  |  |  |  |
| 0x00 5253                 |         | TIM1_ETR       | TIM1 external trigger register         | 0x00                      |  |  |  |  |  |
| 0x00 5254                 |         | TIM1_IER       | TIM1 Interrupt enable register         | 0x00                      |  |  |  |  |  |
| 0x00 5255                 |         | TIM1_SR1       | TIM1 status register 1                 | 0x00                      |  |  |  |  |  |
| 0x00 5256                 |         | TIM1_SR2       | TIM1 status register 2                 | 0x00                      |  |  |  |  |  |
| 0x00 5257                 |         | TIM1_EGR       | TIM1 event generation register         | 0x00                      |  |  |  |  |  |
| 0x00 5258                 |         | TIM1_CCMR1     | TIM1 capture/compare mode register 1   | 0x00                      |  |  |  |  |  |
| 0x00 5259                 |         | TIM1_CCMR2     | TIM1 capture/compare mode register 2   | 0x00                      |  |  |  |  |  |
| 0x00 525A                 |         | TIM1_CCMR3     | TIM1 capture/compare mode register 3   | 0x00                      |  |  |  |  |  |
| 0x00 525B                 |         | TIM1_CCMR4     | TIM1 capture/compare mode register 4   | 0x00                      |  |  |  |  |  |
| 0x00 525C                 |         | TIM1_CCER1     | TIM1 capture/compare enable register 1 | 0x00                      |  |  |  |  |  |
| 0x00 525D                 |         | TIM1_CCER2     | TIM1 capture/compare enable register 2 | 0x00                      |  |  |  |  |  |
| 0x00 525E                 |         | TIM1_CNTRH     | TIM1 counter high                      | 0x00                      |  |  |  |  |  |
| 0x00 525F                 | TIMA    | TIM1_CNTRL     | TIM1 counter low                       | 0x00                      |  |  |  |  |  |
| 0x00 5260                 | T HVI T | TIM1_PSCRH     | TIM1 prescaler register high           | 0x00                      |  |  |  |  |  |
| 0x00 5261                 |         | TIM1_PSCRL     | TIM1 prescaler register low            | 0x00                      |  |  |  |  |  |
| 0x00 5262                 |         | TIM1_ARRH      | TIM1 auto-reload register high         | 0xFF                      |  |  |  |  |  |
| 0x00 5263                 |         | TIM1_ARRL      | TIM1 auto-reload register low          | 0xFF                      |  |  |  |  |  |
| 0x00 5264                 |         | TIM1_RCR       | TIM1 repetition counter register       | 0x00                      |  |  |  |  |  |
| 0x00 5265                 |         | TIM1_CCR1H     | TIM1 capture/compare register 1 high   | 0x00                      |  |  |  |  |  |
| 0x00 5266                 |         | TIM1_CCR1L     | TIM1 capture/compare register 1 low    | 0x00                      |  |  |  |  |  |
| 0x00 5267                 |         | TIM1_CCR2H     | TIM1 capture/compare register 2 high   | 0x00                      |  |  |  |  |  |
| 0x00 5268                 |         | TIM1_CCR2L     | TIM1 capture/compare register 2 low    | 0x00                      |  |  |  |  |  |
| 0x00 5269                 |         | TIM1_CCR3H     | TIM1 capture/compare register 3 high   | 0x00                      |  |  |  |  |  |
| 0x00 526A                 |         | TIM1_CCR3L     | TIM1 capture/compare register 3 low    | 0x00                      |  |  |  |  |  |
| 0x00 526B                 |         | TIM1_CCR4H     | TIM1 capture/compare register 4 high   | 0x00                      |  |  |  |  |  |
| 0x00 526C                 |         | TIM1_CCR4L     | TIM1 capture/compare register 4 low    | 0x00                      |  |  |  |  |  |
| 0x00 526D                 |         | TIM1_BKR       | TIM1 break register                    | 0x00                      |  |  |  |  |  |
| 0x00 526E                 |         | TIM1_DTR       | TIM1 dead-time register                | 0x00                      |  |  |  |  |  |
| 0x00 526F                 |         | TIM1_OISR      | TIM1 output idle state register        | 0x00                      |  |  |  |  |  |
| 0x00 5270 to<br>0x00 52FF |         | Re             | served area (147 bytes)                | Reserved area (147 bytes) |  |  |  |  |  |

 Table 14. General hardware register map (continued)



## 8 Interrupt table

| Priority | Source block        | Description                                      | Interrupt vector<br>address | Wakeup<br>from Halt | Comments          |
|----------|---------------------|--|-----------------------------|---------------------|-------------------|
| -        | Reset               | Reset  | 0x00 8000                   | Yes                 | -                 |
| -        | TRAP                | SW interrupt                                     | 0x00 8004                   | -                   | -                 |
| 0        | TLI                 | External top level interrupt                     | 0x00 8008                   | -                   | -                 |
| 1        | AWU                 | Auto-wakeup from Halt                            | 0x00 800C                   | Yes                 | -                 |
| 2        | Clock<br>controller | Main clock controller                            | 0x00 8010                   | -                   | -                 |
| 3        | MISC                | External interrupt E0                            | 0x00 8014                   | Yes                 | Port A interrupts |
| 4        | MISC                | External interrupt E1                            | 0x00 8018                   | Yes                 | Port B interrupts |
| 5        | MISC                | External interrupt E2                            | 0x00 801C                   | Yes                 | Port C interrupts |
| 6        | MISC                | External interrupt E3                            | 0x00 8020                   | Yes                 | Port D interrupts |
| 7        | MISC                | External interrupt E4                            | 0x00 8024                   | Yes                 | Port E interrupts |
| 8        | CAN                 | CAN interrupt Rx                                 | 0x00 8028                   | Yes                 | -                 |
| 9        | CAN                 | CAN interrupt TX/ER/SC                           | 0x00 802C                   | -                   | -                 |
| 10       | SPI                 | End of transfer                                  | 0x00 8030                   | Yes                 | -                 |
| 11       | Timer 1             | Update/overflow/<br>trigger/break                | 0x00 8034                   | -                   | -                 |
| 12       | Timer 1             | Capture/compare                                  | 0x00 8038                   | -                   | -                 |
| 13       | Timer 2             | Update/overflow                                  | 0x00 803C                   | -                   | -                 |
| 14       | Timer 2             | Capture/compare                                  | 0x00 8040                   | -                   | -                 |
| 15       | Timer 3             | Update/overflow                                  | 0x00 8044                   | -                   | -                 |
| 16       | Timer 3             | Capture/compare                                  | 0x00 8048                   | -                   | -                 |
| 17       | USART               | Tx complete                                      | 0x00 804C                   | -                   | -                 |
| 18       | USART               | Receive data full reg.                           | 0x00 8050                   | -                   | -                 |
| 19       | l <sup>2</sup> C    | I <sup>2</sup> C interrupts                      | 0x00 8054                   | Yes                 | -                 |
| 20       | LINUART             | Tx complete/error                                | 0x00 8058                   | -                   | -                 |
| 21       | LINUART             | Receive data full reg.                           | 0x00 805C                   | -                   | -                 |
| 22       | ADC                 | End of conversion                                | 0x00 8060                   | -                   | -                 |
| 23       | Timer 4             | Update/overflow                                  | 0x00 8064                   | -                   | -                 |
| 24       | EEPROM              | End of programming/<br>write in not allowed area | 0x00 8068                   | -                   | -                 |

### Table 17. STM8A interrupt table<sup>(1)</sup>

1. All unused interrupts must be initialized with 'IRET' for robust programming.



| Option byte no. | Description  |
|-----------------|--|
|                 | LSI_EN: Low speed internal clock enable<br>0: LSI clock is not available as CPU clock source<br>1: LSI clock is available as CPU clock source  |
| 0.0770          | IWDG_HW: Independent watchdog<br>0: IWDG Independent watchdog activated by software<br>1: IWDG Independent watchdog activated by hardware  |
| OP13            | WWDG_HW: Window watchdog activation<br>0: WWDG window watchdog activated by software<br>1: WWDG window watchdog activated by hardware  |
|                 | WWDG_HALT: Window watchdog reset on Halt<br>0: No reset generated on Halt if WWDG active<br>1: Reset generated on Halt if WWDG active  |
|                 | EXTCLK: External clock selection<br>0: External crystal connected to OSCIN/OSCOUT<br>1: External clock signal on OSCIN   |
| OPT4            | CKAWUSEL: Auto-wakeup unit/clock<br>0: LSI clock source selected for AWU<br>1: HSE clock with prescaler selected as clock source for AWU   |
|                 | PRSC[1:0]: AWU clock prescaler<br>00: 24 MHz to 128 kHz prescaler<br>01: 16 MHz to 128 kHz prescaler<br>10: 8 MHz to 128 kHz prescaler<br>11: 4 MHz to 128 kHz prescaler   |
| OPT5            | HSECNT[7:0]: HSE crystal oscillator stabilization time<br>This configures the stabilization time to 0.5, 8, 128, and 2048 HSE cycles<br>with corresponding option byte values of 0xE1, 0xD2, 0xB4, and 0x00.                     |
| OPT6            | <b>TMU</b> [3:0]: Enable temporary memory unprotection<br>0101: TMU disabled (permanent ROP).<br>Any other value: TMU enabled.   |
| OPT7            | <ul> <li>WAIT STATE: Wait state configuration</li> <li>This option configures the number of wait states inserted when reading from the Flash/data EEPROM memory.</li> <li>0: No wait state</li> <li>1: One wait state</li> </ul> |
| OPT8            | TMU_KEY 1 [7:0]: Temporary unprotection key 0<br>Temporary unprotection key: Must be different from 0x00 or 0xFF   |
| OPT9            | TMU_KEY 2 [7:0]: Temporary unprotection key 1<br>Temporary unprotection key: Must be different from 0x00 or 0xFF   |
| OPT10           | TMU_KEY 3 [7:0]: Temporary unprotection key 2<br>Temporary unprotection key: Must be different from 0x00 or 0xFF   |
| OPT11           | TMU_KEY 4 [7:0]: Temporary unprotection key 3<br>Temporary unprotection key: Must be different from 0x00 or 0xFF   |

|  | Table 19 | . Option | byte | description | ו (continued) |
|--|----------|----------|------|-------------|---------------|
|--|----------|----------|------|-------------|---------------|



| Symbol                                | Parameter                     | Con   | ditions   | Тур  | Max                 | Unit |
|---------------------------------------|-------------------------------|---|---|------|---------------------|------|
|                                       |                               | All peripherals   | f <sub>CPU</sub> = 24 MHz 1 ws                      | 8.7  | 16.8 <sup>(2)</sup> |      |
| I <sub>DD(RUN)</sub> <sup>(1)</sup>   |                               | clocked, code   | f <sub>CPU</sub> = 16 MHz                           | 7.4  | 14                  |      |
|                                       | Supply current in Run mode    | executed from Flash<br>program memory.                          | f <sub>CPU</sub> = 8 MHz                            | 4.0  | 7.4 <sup>(2)</sup>  |      |
|                                       |                               | HSE external clock  | f <sub>CPU</sub> = 4 MHz                            | 2.4  | 4.1 <sup>(2)</sup>  |      |
|                                       |                               | (without resonator)   | f <sub>CPU</sub> = 2 MHz                            | 1.5  | 2.5                 |      |
|                                       |                               |   | f <sub>CPU</sub> = 24 MHz                           | 4.4  | 6.0 <sup>(2)</sup>  |      |
| I <sub>DD(RUN)</sub> <sup>(1)</sup> F | Supply current in<br>Run mode | All peripherals   | f <sub>CPU</sub> = 16 MHz                           | 3.7  | 5.0                 |      |
|                                       |                               | executed from RAM,<br>HSE external clock<br>(without resonator) | f <sub>CPU</sub> = 8 MHz                            | 2.2  | 3.0 <sup>(2)</sup>  |      |
|                                       |                               |   | f <sub>CPU</sub> = 4 MHz                            | 1.4  | 2.0 <sup>(2)</sup>  |      |
|                                       |                               | , , ,   | f <sub>CPU</sub> = 2 MHz                            | 1.0  | 1.5                 | mA   |
|                                       |                               |   | f <sub>CPU</sub> = 24 MHz                           | 2.4  | 3.1 <sup>(2)</sup>  |      |
|                                       |                               | CPU stopped, all  | f <sub>CPU</sub> = 16 MHz                           | 1.65 | 2.5                 |      |
| I <sub>DD(WFI)</sub> <sup>(1)</sup>   | Supply current in Wait mode   | peripherals off, HSE  | f <sub>CPU</sub> = 8 MHz                            | 1.15 | 1.9 <sup>(2)</sup>  |      |
|                                       |                               | external clock  | f <sub>CPU</sub> = 4 MHz                            | 0.90 | 1.6 <sup>(2)</sup>  | -    |
|                                       |                               |   | f <sub>CPU</sub> = 2 MHz                            | 0.80 | 1.5                 |      |
| f <sub>CPU</sub> scaled               |                               | f <sub>CPU</sub> scaled down,<br>all peripherals off,           | External clock 16 MHz<br>f <sub>CPU</sub> = 125 kHz | 1.50 | 1.95                |      |
| I <sub>DD(SLOW)</sub> <sup>(1)</sup>  | Slow mode                     | code executed from RAM  | LSI internal RC<br>f <sub>CPU</sub> = 128 kHz       | 1.50 | 1.80 <sup>(2)</sup> |      |

# Table 26. Total current consumption in Run, Wait and Slow mode. General conditions for $V_{DD}$ apply, $T_A$ = -40 °C to 150 °C

1. The current due to I/O utilization is not taken into account in these values.

2. Guaranteed by design, not tested in production.



# Table 27. Total current consumption in Halt and Active-halt modes. General conditions for $V_{DD}$ applied. T<sub>A</sub> = -40 °C to 55 °C unless otherwise stated

|   | Conditions  |  | litions                      |  |  |                    |      |  |
|---|---|--|------------------------------|--|--|--------------------|------|--|
| Symbol  | Parameter   | Main<br>voltage<br>regulator<br>(MVR) <sup>(1)</sup> | Flash<br>mode <sup>(2)</sup> | Clock source and temperature condition                 | Тур  | Мах                | Unit |  |
|   | Supply current in   |  | Power                        | Clocks stopped   | 5  | 35 <sup>(3)</sup>  |      |  |
| I <sub>DD(H)</sub>  | Halt mode   | Off  | down                         | Clocks stopped,<br>T <sub>A</sub> = 25 °C              | 5  | 25                 |      |  |
|   | Supply current in<br>Active-halt mode                     | On   | Power-                       | External clock 16 MHz<br>f <sub>MASTER</sub> = 125 kHz | 770  | 900 <sup>(3)</sup> | μA   |  |
|   | with regulator on   |  | down                         | LSI clock 128 kHz                                      | 150  | 230 <sup>(3)</sup> |      |  |
| IDD(AH)   | Supply current in   |  | Bower                        | LSI clock 128 kHz                                      | 25   | 42 <sup>(3)</sup>  |      |  |
|   | Active-halt mode with regulator off                       | Off  | Power-<br>down               | Power-<br>down   | LSI clock 128 kHz,<br>T <sub>A</sub> = 25 °C | 25                 | 30   |  |
| t   | Wakeup time from<br>Active-halt mode<br>with regulator on | On   | Operating                    | T. = 40 to 150 °C                                      | 10   | 30 <sup>(3)</sup>  | 116  |  |
| t <sub>WU(AH)</sub><br>Wakeup time from<br>Active-halt mode<br>With regulator off |   | mode   | 1 <sub>A</sub> - 40 10 100 0 | 50   | 80 <sup>(3)</sup>                            | μs                 |      |  |

1. Configured by the REGAH bit in the CLK\_ICKR register.

2. Configured by the AHALT bit in the FLASH\_CR1 register.

3. Guaranteed by characterization results, not tested in production.

## Current consumption for on-chip peripherals

| Table 28. | . Oscillator | current | consumption |
|-----------|--------------|---------|-------------|
|-----------|--------------|---------|-------------|

| Symbol   | Parameter   | Conditions                            |                           | Тур  | Max <sup>(1)</sup> | Unit |
|--|---|---------------------------------------|---------------------------|------|--------------------|------|
|  |   | Quartz or                             | f <sub>OSC</sub> = 24 MHz | 1    | 2.0 <sup>(3)</sup> |      |
| I <sub>DD(OSC)</sub> HSE oscillator current consumption <sup>(2)</sup> | ceramic<br>resonator,                             | f <sub>OSC</sub> = 16 MHz             | 0.6                       | -    |                    |      |
|  | consumption                                       | CL = 33 pF<br>V <sub>DD</sub> = 5 V   | f <sub>OSC</sub> = 8 MHz  | 0.57 | -                  | ~ ^  |
|  |   | Quartz or                             | f <sub>OSC</sub> = 24 MHz | 0.5  | 1.0 <sup>(3)</sup> | mA   |
| I <sub>DD(OSC)</sub>   | HSE oscillator current consumption <sup>(2)</sup> | ceramic<br>resonator.                 | f <sub>OSC</sub> = 16 MHz | 0.25 | -                  |      |
|  |   | CL = 33 pF<br>V <sub>DD</sub> = 3.3 V | f <sub>OSC</sub> = 8 MHz  | 0.18 | -                  |      |

1. During startup, the oscillator current consumption may reach 6 mA.

2. The supply current of the oscillator can be further optimized by selecting a high quality resonator with small R<sub>m</sub> value. Refer to crystal manufacturer for more details

3. Informative data.



## 10.3.7 Reset pin characteristics

Subject to general operating conditions for  $V_{\text{DD}}$  and  $T_{\text{A}}$  unless otherwise specified.

| Symbol                  | Parameter   | Conditions             | Min                 | Тур | Max                 | Unit |
|-------------------------|---|------------------------|---------------------|-----|---------------------|------|
| V <sub>IL(NRST)</sub>   | NRST low-level input voltage <sup>(1)</sup>           | -                      | V <sub>SS</sub>     | -   | $0.3 \times V_{DD}$ |      |
| V <sub>IH(NRST)</sub>   | NRST high-level input voltage <sup>(1)</sup>          | -                      | $0.7 \times V_{DD}$ | -   | $V_{DD}$            | V    |
| V <sub>OL(NRST)</sub>   | NRST low-level output voltage <sup>(1)</sup>          | I <sub>OL</sub> = 3 mA | -                   | -   | 0.6                 |      |
| R <sub>PU(NRST)</sub>   | NRST pull-up resistor                                 | -                      | 30                  | 40  | 60                  | kΩ   |
| t <sub>IFP</sub>        | NRST input filtered pulse <sup>(1)</sup>              | -                      | 85                  | -   | 315                 |      |
| t <sub>INFP(NRST)</sub> | NRST Input not filtered pulse duration <sup>(2)</sup> | -                      | 500                 | -   | -                   | ns   |

| Table 39. NRST pin characteristics | Table 39. | NRST | pin | characteristics |
|------------------------------------|-----------|------|-----|-----------------|
|------------------------------------|-----------|------|-----|-----------------|

1. Guaranteed by characterization results, not tested in production.

2. Guaranteed by design, not tested in production.



## Figure 36. Typical NRST $V_{\rm IL}$ and $V_{\rm IH}$ vs $V_{\rm DD}$ @ four temperatures





### Figure 42. SPI timing diagram - master mode

1. Measurement points are at CMOS levels: 0.3  $V_{DD}$  and 0.7  $V_{DD}$ .



| Symbol         | Parameter                                   | Conditions               | Тур                | Max <sup>(1)</sup> | Unit |
|----------------|---|--------------------------|--------------------|--------------------|------|
| E <sub>T</sub> | Total unadjusted error <sup>(2)</sup>       |                          | 1.4                | 3 <sup>(3)</sup>   |      |
| E <sub>O</sub> | Offset error <sup>(2)</sup>                 |                          | 0.8                | 3                  |      |
| E <sub>G</sub> | Gain error <sup>(2)</sup>                   | f <sub>ADC</sub> = 2 MHz | 0.1                | 2                  |      |
| E <sub>D</sub> | Differential linearity error <sup>(2)</sup> |                          | 0.9                | 1                  |      |
| E <sub>L</sub> | Integral linearity error <sup>(2)</sup>     |                          | 0.7                | 1.5                |      |
| E <sub>T</sub> | Total unadjusted error <sup>(2)</sup>       |                          | 1.9 <sup>(4)</sup> | 4 <sup>(4)</sup>   | LOD  |
| E <sub>O</sub> | Offset error <sup>(2)</sup>                 |                          | 1.3 <sup>(4)</sup> | 4 <sup>(4)</sup>   |      |
| E <sub>G</sub> | Gain error <sup>(2)</sup>                   | f <sub>ADC</sub> = 4 MHz | 0.6 <sup>(4)</sup> | 3 <sup>(4)</sup>   |      |
| E <sub>D</sub> | Differential linearity error <sup>(2)</sup> |                          | 1.5 <sup>(4)</sup> | 2 <sup>(4)</sup>   |      |
| E <sub>L</sub> | Integral linearity error <sup>(2)</sup>     |                          | 1.2 <sup>(4)</sup> | 1.5 <sup>(4)</sup> |      |

Table 44. ADC accuracy for  $V_{DDA} = 5 V$ 

1. Guaranteed by characterization results, not tested in production.

ADC accuracy vs. injection current: Any positive or negative injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 10.3.6 does not affect the ADC accuracy. 2.

TUE 2LSB can be reached on specific sales types on the whole temperature range. 3.

4. Target values.



Figure 44. ADC accuracy characteristics

1. Example of an actual transfer curve

2. The ideal transfer curve

3. End point correlation line

 $E_T$  = Total unadjusted error: Maximum deviation between the actual and the ideal transfer curves.  $E_G$  = Offset error: Deviation between the first actual transition and the first ideal one.  $E_G$  = Gain error: Deviation between the last ideal transition and the last actual one.

line.



 $E_{D}^{c}$  = Differential linearity error: Maximum deviation between actual steps and the ideal one.  $E_{L}^{c}$  = Integral linearity error: Maximum deviation between any actual transition and the end point correlation





1. Dimensions are expressed in millimeters.



## 11.2 LQFP64 package information



Figure 48. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

| Table 50. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat |
|---|
| package mechanical data                                     |

| Symbol | millimeters |        |       | inches <sup>(1)</sup> |        |        |  |  |
|--------|-------------|--------|-------|-----------------------|--------|--------|--|--|
| Symbol | Min         | Тур    | Max   | Min                   | Тур    | Max    |  |  |
| А      | -           | -      | 1.600 | -                     | -      | 0.0630 |  |  |
| A1     | 0.050       | -      | 0.150 | 0.0020                | -      | 0.0059 |  |  |
| A2     | 1.350       | 1.400  | 1.450 | 0.0531                | 0.0551 | 0.0571 |  |  |
| b      | 0.170       | 0.220  | 0.270 | 0.0067                | 0.0087 | 0.0106 |  |  |
| С      | 0.090       | -      | 0.200 | 0.0035                | -      | 0.0079 |  |  |
| D      | -           | 12.000 | -     | -                     | 0.4724 | -      |  |  |
| D1     | -           | 10.000 | -     | -                     | 0.3937 | -      |  |  |
| D3     | -           | 7.500  | -     | -                     | 0.2953 | -      |  |  |
| E      | -           | 12.000 | -     | -                     | 0.4724 | -      |  |  |
| E1     | -           | 10.000 | -     | -                     | 0.3937 | -      |  |  |



| Cumb al | millimeters |       |       | inches <sup>(1)</sup> |        |        |  |
|---------|-------------|-------|-------|-----------------------|--------|--------|--|
| Symbol  | Min         | Тур   | Мах   | Min                   | Тур    | Max    |  |
| А       | -           | -     | 1.600 | -                     | -      | 0.0630 |  |
| A1      | 0.050       | -     | 0.150 | 0.0020                | -      | 0.0059 |  |
| A2      | 1.350       | 1.400 | 1.450 | 0.0531                | 0.0551 | 0.0571 |  |
| b       | 0.170       | 0.220 | 0.270 | 0.0067                | 0.0087 | 0.0106 |  |
| С       | 0.090       | -     | 0.200 | 0.0035                | -      | 0.0079 |  |
| D       | 8.800       | 9.000 | 9.200 | 0.3465                | 0.3543 | 0.3622 |  |
| D1      | 6.800       | 7.000 | 7.200 | 0.2677                | 0.2756 | 0.2835 |  |
| D3      | -           | 5.500 | -     | -                     | 0.2165 | -      |  |
| E       | 8.800       | 9.000 | 9.200 | 0.3465                | 0.3543 | 0.3622 |  |
| E1      | 6.800       | 7.000 | 7.200 | 0.2677                | 0.2756 | 0.2835 |  |
| E3      | -           | 5.500 | -     | -                     | 0.2165 | -      |  |
| е       | -           | 0.500 | -     | -                     | 0.0197 | -      |  |
| L       | 0.450       | 0.600 | 0.750 | 0.0177                | 0.0236 | 0.0295 |  |
| L1      | -           | 1.000 | -     | -                     | 0.0394 | -      |  |
| k       | 0°          | 3.5°  | 7°    | 0°                    | 3.5°   | 7°     |  |
| CCC     | -           | -     | 0.080 | -                     | -      | 0.0031 |  |

# Table 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat packagemechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.







### Figure 53. LQFP48 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.



## 11.4 LQFP32 package information

Figure 54. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.



| Querra ha ch | millimeters |       |       | inches <sup>(1)</sup> |        |        |  |  |
|--------------|-------------|-------|-------|-----------------------|--------|--------|--|--|
| бутрої       | Min         | Тур   | Мах   | Min                   | Тур    | Мах    |  |  |
| A            | 0.800       | 0.900 | 1.000 | 0.0315                | 0.0354 | 0.0394 |  |  |
| A1           | 0.000       | 0.020 | 0.050 | 0.0000                | 0.0008 | 0.0020 |  |  |
| A3           | -           | 0.200 | -     | -                     | 0.0079 | -      |  |  |
| b            | 0.180       | 0.250 | 0.300 | 0.0071                | 0.0098 | 0.0118 |  |  |
| D            | 4.850       | 5.000 | 5.150 | 0.1909                | 0.1969 | 0.2028 |  |  |
| D2           | 3.500       | 3.600 | 3.700 | 0.1378                | 0.1417 | 0.1457 |  |  |
| E            | 4.850       | 5.000 | 5.150 | 0.1909                | 0.1969 | 0.2028 |  |  |
| E2           | 3.500       | 3.600 | 3.700 | 0.1378                | 0.1417 | 0.1457 |  |  |
| е            | -           | 0.500 | -     | -                     | 0.0197 | -      |  |  |
| L            | 0.300       | 0.400 | 0.500 | 0.0118                | 0.0157 | 0.0197 |  |  |
| ddd          | -           | -     | 0.050 | -                     | -      | 0.0020 |  |  |

# Table 53. VFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch very thin profile fine pitch quadflat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



## **11.6** Thermal characteristics

In case the maximum chip junction temperature (T<sub>Jmax</sub>) specified in *Table 24: General operating conditions* is exceeded, the functionality of the device cannot be guaranteed.

T<sub>Jmax</sub>, in degrees Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

where:

 $T_{Amax}$  is the maximum ambient temperature in ° C

 $\Theta_{\text{JA}}$  is the package junction-to-ambient thermal resistance in  $^\circ\,$  C/W

 $P_{Dmax}$  is the sum of  $P_{INTmax}$  and  $P_{I/Omax} (P_{Dmax} = P_{INTmax} + P_{I/Omax})$ 

 $\textbf{P}_{\textbf{INTmax}}$  is the product of  $\textbf{I}_{DD}$  and  $\textbf{V}_{DD},$  expressed in Watts. This is the maximum chip internal power.

PI/Omax represents the maximum power dissipation on output pins

where:

$$\mathsf{P}_{\mathsf{I}/\mathsf{Omax}} = \Sigma \left( \mathsf{V}_{\mathsf{OL}} * \mathsf{I}_{\mathsf{OL}} \right) + \Sigma \left( \left( \mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}} \right) * \mathsf{I}_{\mathsf{OH}} \right)$$

taking into account the actual V\_{OL} / I\_{OL} and V\_{OH} / I\_{OH} of the I/Os at low- and high-level in the application.

| Symbol | Parameter   | Value | Unit |  |
|--------|---|-------|------|--|
| ΘJA    | Thermal resistance junction-ambient<br>LQFP 80 - 14 x 14 mm | 38    |      |  |
|        | Thermal resistance junction-ambient<br>LQFP 64 - 10 x 10 mm | 46    |      |  |
|        | Thermal resistance junction-ambient<br>LQFP 48 - 7 x 7 mm   | 57    | °C/W |  |
|        | Thermal resistance junction-ambient<br>LQFP 32 - 7 x 7 mm   | 59    |      |  |
|        | Thermal resistance junction-ambient<br>VFQFPN 32 - 5 x 5 mm | 25    |      |  |

| Table 54. Thermal characteristics | Table 54. | Thermal | characteristics <sup>(1</sup> |
|-----------------------------------|-----------|---------|-------------------------------|
|-----------------------------------|-----------|---------|-------------------------------|

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

## 11.6.1 Reference document

JESD51-2 integrated circuits thermal test method environment conditions - natural convection (still air). Available from www.jedec.org.



## 12 Ordering information

### Figure 60. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme<sup>1</sup>

| Example:                               | STM8A <sup>2</sup> | F | 62 | А | А | Т | D | XXX <sup>3</sup> | ٢ |
|--|--------------------|---|----|---|---|---|---|------------------|---|
| Product class                          |                    |   |    |   |   |   |   |                  | ĺ |
| 8-bit automotive microcontroller       |                    |   |    |   |   |   |   |                  |   |
| Program memory type                    |                    |   |    |   |   |   |   |                  |   |
| F = Flash + EEPROM                     |                    |   |    |   |   |   |   |                  |   |
| P = FASTROM                            |                    |   |    |   |   |   |   |                  |   |
| Device family                          |                    |   |    |   |   |   |   |                  |   |
| 52 = Silicon rev U and rev T, CAN/LIN  |                    |   |    |   |   |   |   |                  |   |
| 62 = Silicon rev U and rev T, LIN only |                    |   |    |   |   |   |   |                  |   |
| Program memory size                    |                    |   |    |   |   |   |   |                  |   |
| 6 = 32 Kbyte                           |                    |   |    |   |   |   |   |                  |   |
| 8 = 64 Kbyte                           |                    |   |    |   |   |   |   |                  |   |
| A= 128 Kbyte                           |                    |   |    |   |   |   |   |                  |   |
| Pin count                              |                    |   |    |   |   |   |   |                  |   |
| 6 = 32 pins                            |                    |   |    |   |   |   |   |                  |   |
| 8 = 48 pins                            |                    |   |    |   |   |   |   |                  |   |
| 9 = 64 pins                            |                    |   |    |   |   |   |   |                  |   |
| A = 80 pins                            |                    |   |    |   |   |   |   |                  |   |
| Package type                           |                    |   |    |   |   |   |   |                  |   |
| T = LQFP                               |                    |   |    |   |   |   |   |                  |   |
| U = VFQFPN                             |                    |   |    |   |   |   |   |                  |   |
| Temperature range                      |                    |   |    |   |   |   |   |                  | ļ |
| A = -40 to 85 °C                       |                    |   |    |   |   |   |   |                  |   |
| C = -40 to 125 °C                      |                    |   |    |   |   |   |   |                  |   |
| D = -40 to 150 °C                      |                    |   |    |   |   |   |   |                  |   |
| Packing                                |                    |   |    |   |   |   |   |                  |   |
| r = Trav                               |                    |   |    |   |   |   |   |                  |   |
| J = Tube                               |                    |   |    |   |   |   |   |                  |   |
|  | 、<br>、             |   |    |   |   |   |   |                  |   |

1. For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to <a href="http://www.st.com">www.st.com</a> or contact the nearest ST Sales Office.

- 2. Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q002 or equivalent.
- 3. Customer specific FASTROM code or custom device configuration. This field shows 'SSS' if the device contains a super set silicon, usually equipped with bigger memory and more I/Os. This silicon is supposed to be replaced later by the target silicon.



| Date        | Revision          | Changes  |
|-------------|-------------------|--|
| 31-Mar-2014 | 10<br>(continued) | <ul> <li>Added:</li> <li><i>Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout;</i></li> <li>the caution in <i>Section 5.10: Input/output specifications,</i></li> <li>The table footnote "Not recommended for new designs" to <i>Table: STM8AF/H/P51xx product line-up with CAN</i> and <i>Table: STM8AF/H/P61xx product line-up without CAN.</i></li> <li>The figure footnotes to <i>Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout and Figure: VFQFPN 32-lead very thin fine pitch quad flat no-lead package (5 x 5)</i></li> </ul>   |
| 13-Jun-2014 | 11                | Added STM8AF52A6 part number.  |
| 09-Jun-2015 | 12                | <ul> <li>Added:</li> <li>the third table footnote to <i>Table 25: Operating conditions at power-up/power-down</i>,</li> <li><i>Figure 47: LQFP80 marking example (package top view)</i>,</li> <li><i>Figure 50: LQFP64 marking example (package top view)</i>,</li> <li><i>Figure 53: LQFP48 marking example (package top view)</i>,</li> <li><i>Figure 56: LQFP32 marking example (package top view)</i>,</li> <li><i>Figure 59: VFQFPN32 marking example (package top view)</i>,</li> <li><i>the footnote about the device marking to <i>Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1</i>.</i></li> <li>Removed STM8AF51xx and STM8AF61xx obsolete root part numbers, and consequently "H" products:</li> <li><i>Table 1: Device summary</i>,</li> <li><i>Section 2: Description</i>,</li> <li><i>Section 3: Product line-up</i>,</li> <li><i>Table 12: Memory model 128K</i>,</li> <li><i>Section 10.3: Operating conditions</i>,</li> <li><i>Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1</i>.</li> <li>Moved Section 11.6: Thermal characteristics to Section 11: Package information.</li> <li>Updated:</li> <li>the product naming in the document headers and captions,</li> <li>the standard reference for EMI characteristics in <i>Table 46: EMI data</i>.</li> </ul> |
| 13-Jun-2016 | 13                | Updated Table 53: VFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package mechanical data   |

Table 55. Document revision history (continued)



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved



DocID14395 Rev 15