



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Not For New Designs |
|----------------------------|---|
| Core Processor | STM8A |
| Core Size | 8-Bit |
| Speed | 24MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 38 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 6K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 10x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6288tay |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2 Description

The STM8AF526x/8x/Ax and STM8AF6269/8x/Ax automotive 8-bit microcontrollers described in this datasheet offer from 32 Kbyte to 128 Kbyte of non volatile memory and integrated true data EEPROM. They are referred to as high density STM8A devices in STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

The STM8AF52 series features a CAN interface.

All devices of the STM8A product line provide the following benefits: reduced system cost, performance and robustness, short development cycles, and product longevity.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, wtachdog, and brown-out reset.

Device performance is ensured by 20 MIPS at 24 MHz CPU clock frequency and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across a common family product architecture with compatible pinout, memory map, and modular peripherals. Full documentation is offered with a wide choice of development tools.

Product longevity is ensured in the STM8A family thanks to their advanced core which is made in a state-of-the art technology for automotive applications with 3.3 V to 5.5 V operating supply.

All STM8A and ST7 microcontrollers are supported by the same tools including STVD/STVP development environment, the STice emulator and a low-cost, third party incircuit debugging tool.




 Legend: ADC: Analog-to-digital converter beCAN: Controller area network BOR: Brownout reset I²C: Inter-integrated circuit multimaster interface IWDG: Independent window watchdog LINUART: Local interconnect network universal asynchronous receiver transmitter POR: Power on reset SPI: Serial peripheral interface SWIM: Single wire interface module USART: Universal synchronous asynchronous receiver transmitter Window WDG: Window watchdog



6 Pinouts and pin description

6.1 Package pinouts



1. The CAN interface is only available on STM8AF52xx product lines.

2. (HS) stands for high sink capability.



| | Pir | | mber | | WOAF 5202/02/A | | | npu | | - | Out | | | | (******* | , |
|--------|--------|--------|-------------------------------|---------------------|-------------------|------|----------|-----|----------------|-----------|-------|----|----|--------------------------------------|------------------------------------|--|
| LQFP80 | LQFP64 | LQFP48 | STM8AF62xx LQFP32/VFQFPN32 | STM8AF52x6 VFQFPN32 | Pin name | Type | Floating | Mpu | Ext. interrupt | High sink | Speed | OD | ЬР | Main function (after reset) | Default alternate function | Alternate function after remap [option bit] |
| 22 | 18 | - | - | - | V _{REF+} | S | - | - | - | - | - | - | - | refe | positive rence Itage | - |
| 23 | 19 | 13 | 9 | 9 | V _{DDA} | S | - | - | - | - | - | - | - | Analog po | ower supply | - |
| 24 | 20 | 14 | 10 | 10 | V _{SSA} | S | - | - | - | - | - | - | - | - | g ground | - |
| 25 | 21 | - | - | - | V _{REF-} | S | - | - | - | - | - | - | - | | negative ce voltage | - |
| 26 | 22 | - | - | - | PF0/AIN10 | I/O | x | х | - | - | 01 | х | х | Port F0 Analog input 10 | | - |
| 27 | 23 | 15 | - | - | PB7/AIN7 | I/O | х | х | х | - | 01 | х | х | Port B7 | Analog input 7 | - |
| 28 | 24 | 16 | - | - | PB6/AIN6 | I/O | x | х | х | - | 01 | х | х | Port B6 | Analog input 6 | - |
| 29 | 25 | 17 | 11 | 11 | PB5/AIN5 | I/O | x | х | х | - | 01 | х | x | Port B5 | Analog input 5 | I ² C_SDA [AFR6] |
| 30 | 26 | 18 | 12 | 12 | PB4/AIN4 | I/O | х | х | х | - | 01 | х | х | Port B4 | Analog input 4 | I ² C_SCL [AFR6] |
| 31 | 27 | 19 | 13 | 13 | PB3/AIN3 | I/O | x | х | х | - | 01 | х | х | Port B3 | Analog input 3 | TIM1_ETR [AFR5] |
| 32 | 28 | 20 | 14 | 14 | PB2/AIN2 | I/O | x | х | х | - | 01 | х | х | Port B2 | Analog input | TIM1_CH3N [AFR5] |
| 33 | 29 | 21 | 15 | 15 | PB1/AIN1 | I/O | x | х | х | - | 01 | х | х | Port B1 | Analog input 1 | TIM1_CH2N [AFR5] |
| 34 | 30 | 22 | 16 | 16 | PB0/AIN0 | I/O | x | х | х | - | 01 | х | х | Port B0 | Analog input 0 | TIM1_CH1N [AFR5] |
| 35 | - | - | - | - | PH4/TIM1_ETR | I/O | x | х | - | - | 01 | х | x | Port H4 | Timer 1 - trigger input | - |
| 36 | - | - | - | - | PH5/ TIM1_CH3N | I/O | x | х | - | - | 01 | х | x | Port H5 | Timer 1 - inverted channel 3 | - |
| 37 | - | - | - | - | PH6/ TIM1_CH2N | I/O | x | x | - | - | 01 | х | x | Port H6 | Timer 1 - inverted channel 2 | - |

| Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax | oin description | (continued) |
|---|-----------------|-------------|
| | | |



| Address | Block | Register label | Register label Register name | | | |
|---------------------------|---------------------------|----------------|--|------|--|--|
| 0x00 5320 | | TIM3_CR1 | TIM3 control register 1 | 0x00 | | |
| 0x00 5321 | | TIM3_IER | TIM3 interrupt enable register | 0x00 | | |
| 0x00 5322 | | TIM3_SR1 | TIM3 status register 1 | 0x00 | | |
| 0x00 5323 | | TIM3_SR2 | TIM3 status register 2 | 0x00 | | |
| 0x00 5324 | | TIM3_EGR | TIM3 event generation register | 0x00 | | |
| 0x00 5325 | | TIM3_CCMR1 | TIM3 capture/compare mode register 1 | 0x00 | | |
| 0x00 5326 | | TIM3_CCMR2 | TIM3 capture/compare mode register 2 | 0x00 | | |
| 0x00 5327 | | TIM3_CCER1 | TIM3 capture/compare enable register 1 | 0x00 | | |
| 0x00 5328 | TIM3 | TIM3_CNTRH | TIM3 counter high | 0x00 | | |
| 0x00 5329 | | TIM3_CNTRL | TIM3 counter low | 0x00 | | |
| 0x00 532A | | TIM3_PSCR | TIM3 prescaler register | 0x00 | | |
| 0x00 532B | | TIM3_ARRH | TIM3 auto-reload register high | 0xFF | | |
| 0x00 532C | | TIM3_ARRL | TIM3 auto-reload register low | 0xFF | | |
| 0x00 532D | | TIM3_CCR1H | TIM3 capture/compare register 1 high | 0x00 | | |
| 0x00 532E | | TIM3_CCR1L | TIM3 capture/compare register 1 low | 0x00 | | |
| 0x00 532F | | TIM3_CCR2H | TIM3 capture/compare register 2 high | 0x00 | | |
| 0x00 5330 | | TIM3_CCR2L | TIM3 capture/compare register 2 low | 0x00 | | |
| 0x00 5331 to 0x00 533F | | Re | eserved area (15 bytes) | | | |
| 0x00 5340 | | TIM4_CR1 | TIM4 control register 1 | 0x00 | | |
| 0x00 5341 | | TIM4_IER | TIM4 interrupt enable register | 0x00 | | |
| 0x00 5342 | | TIM4_SR | TIM4 status register | 0x00 | | |
| 0x00 5343 | TIM4 | TIM4_EGR | TIM4 event generation register | 0x00 | | |
| 0x00 5344 | | TIM4_CNTR | TIM4 counter | 0x00 | | |
| 0x00 5345 | | TIM4_PSCR | TIM4 prescaler register | 0x00 | | |
| 0x00 5346 | | TIM4_ARR | TIM4 auto-reload register | 0xFF | | |
| 0x00 5347 to 0x00 53FF | Reserved area (185 bytes) | | | | | |

 Table 14. General hardware register map (continued)



| Symbol | Parameter | Con | ditions | Тур | Мах | Unit |
|--------------------------------------|-------------------------------|---|---|--------------------|---------------------|------|
| | | All peripherals | f _{CPU} = 24 MHz 1 ws | 8.7 | 16.8 ⁽²⁾ | |
| | | clocked, code | f _{CPU} = 16 MHz | 7.4 | 14 | |
| I _{DD(RUN)} ⁽¹⁾ | Supply current in Run mode | executed from Flash program memory, | f _{CPU} = 8 MHz | 4.0 | 7.4 ⁽²⁾ | |
| | | HSE external clock | f _{CPU} = 4 MHz | 2.4 | 4.1 ⁽²⁾ | |
| | | (without resonator) | f _{CPU} = 2 MHz | 1.5 | 2.5 | |
| | | f _{CPU} = 24 MHz | 4.4 | 6.0 ⁽²⁾ | | |
| | Supply current in Run mode | All peripherals clocked, code executed from RAM, HSE external clock (without resonator) | f _{CPU} = 16 MHz | 3.7 | 5.0 | mA |
| I _{DD(RUN)} ⁽¹⁾ | | | f _{CPU} = 8 MHz | 2.2 | 3.0 ⁽²⁾ | |
| | | | f _{CPU} = 4 MHz | 1.4 | 2.0 ⁽²⁾ | |
| | | | f _{CPU} = 2 MHz | 1.0 | 1.5 | |
| | | | f _{CPU} = 24 MHz | 2.4 | 3.1 ⁽²⁾ | |
| | | CPU stopped, all | f _{CPU} = 16 MHz | 1.65 | 2.5 | - |
| I _{DD(WFI)} ⁽¹⁾ | Supply current in Wait mode | peripherals off, HSE | f _{CPU} = 8 MHz | 1.15 | 1.9 ⁽²⁾ | |
| | | external clock | f _{CPU} = 4 MHz | 0.90 | 1.6 ⁽²⁾ | |
| | | | f _{CPU} = 2 MHz | 0.80 | 1.5 | |
| | Supply current in | f _{CPU} scaled down, all peripherals off, | External clock 16 MHz f _{CPU} = 125 kHz | 1.50 | 1.95 | |
| I _{DD(SLOW)} ⁽¹⁾ | Slow mode | code executed from RAM | LSI internal RC f _{CPU} = 128 kHz | 1.50 | 1.80 ⁽²⁾ | |

Table 26. Total current consumption in Run, Wait and Slow mode. General conditions for V_{DD} apply, T_A = -40 °C to 150 °C

1. The current due to I/O utilization is not taken into account in these values.

2. Guaranteed by design, not tested in production.



10.3.5 Memory characteristics

Flash program memory/data EEPROM memory

General conditions: T_A = -40 °C to 150 °C.

Table 35. Flash program memory/data EEPROM memory

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Тур | Max | Unit |
|--------------------|--|---|--------------------|-----|-----|------|
| V _{DD} | Operating voltage (all modes, execution/write/erase) | f _{CPU} is 16 to 24 MHz with 1 ws f _{CPU} is 0 to 16 MHz with 0 ws | 3.0 | - | 5.5 | V |
| V _{DD} | Operating voltage (code execution) | f _{CPU} is 16 to 24 MHz with 1 ws f _{CPU} is 0 to 16 MHz with 0 ws | 2.6 | - | 5.5 | v |
| t _{prog} | Standard programming time (including erase) for byte/word/block (1 byte/4 bytes/128 bytes) | - | - | 6 | 6.6 | |
| | Fast programming time for 1 block (128 bytes) | - | - | 3 | 3.3 | ms |
| t _{erase} | Erase time for 1 block (128 bytes) | - | - | 3 | 3.3 | |

1. Guaranteed by characterization results, not tested in production.

Table 36. Flash program memory

| Symbol | Parameter | Condition | Min | Max | Unit |
|------------------|--|------------------------|------|-----|--------|
| T _{WE} | Temperature for writing and erasing | - | -40 | 150 | °C |
| N _{WE} | Flash program memory endurance (erase/write cycles) ⁽¹⁾ | T _A = 25 °C | 1000 | - | cycles |
| t | Data retention time | T _A = 25 °C | 40 | - | vears |
| t _{RET} | | T _A = 55 °C | 20 | - | years |

1. The physical granularity of the memory is four bytes, so cycling is performed on four bytes even when a write/erase operation addresses a single byte.






Figure 39. Recommended reset pin protection

10.3.8 TIM 1, 2, 3, and 4 electrical specifications

Subject to general operating conditions for $V_{\text{DD}},\,f_{\text{MASTER}}$ and $T_{\text{A}}.$

Table 40. TIM 1, 2, 3, and 4 electrical specifications

| Symbol | Parameter | Conditions | Min | Тур | Мах | Unit |
|------------------|---|------------|-----|-----|-----|------|
| f _{EXT} | Timer external clock frequency ⁽¹⁾ | - | - | - | 24 | MHz |

1. Not tested in production.



| Symbol | Parameter | Conditions | Тур | Max ⁽¹⁾ | Unit |
|----------------|---|--------------------------|--------------------|--------------------|------|
| E _T | Total unadjusted error ⁽²⁾ | | 1.4 | 3 ⁽³⁾ | |
| E _O | Offset error ⁽²⁾ | | 0.8 | 3 | |
| E _G | Gain error ⁽²⁾ | f _{ADC} = 2 MHz | 0.1 | 2 | |
| E _D | Differential linearity error ⁽²⁾ | | 0.9 | 1 | |
| E _L | Integral linearity error ⁽²⁾ | | 0.7 | 1.5 | LSB |
| E _T | Total unadjusted error ⁽²⁾ | | 1.9 ⁽⁴⁾ | 4 ⁽⁴⁾ | LOD |
| E _O | Offset error ⁽²⁾ | | 1.3 ⁽⁴⁾ | 4 ⁽⁴⁾ | |
| E _G | Gain error ⁽²⁾ | f _{ADC} = 4 MHz | 0.6 ⁽⁴⁾ | 3 ⁽⁴⁾ | |
| E _D | Differential linearity error ⁽²⁾ | | 1.5 ⁽⁴⁾ | 2 ⁽⁴⁾ | |
| E _L | Integral linearity error ⁽²⁾ | | 1.2 ⁽⁴⁾ | 1.5 ⁽⁴⁾ | |

Table 44. ADC accuracy for $V_{DDA} = 5 V$

1. Guaranteed by characterization results, not tested in production.

ADC accuracy vs. injection current: Any positive or negative injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 10.3.6 does not affect the ADC accuracy. 2.

TUE 2LSB can be reached on specific sales types on the whole temperature range. 3.

4. Target values.




Figure 44. ADC accuracy characteristics

1. Example of an actual transfer curve

2. The ideal transfer curve

3. End point correlation line

 E_T = Total unadjusted error: Maximum deviation between the actual and the ideal transfer curves. E_G = Offset error: Deviation between the first actual transition and the first ideal one. E_G = Gain error: Deviation between the last ideal transition and the last actual one.

line.



 E_{D}^{c} = Differential linearity error: Maximum deviation between actual steps and the ideal one. E_{L}^{c} = Integral linearity error: Maximum deviation between any actual transition and the end point correlation

Electromagnetic interference (EMI)

Emission tests conform to the IEC 61967-2 standard for test software, board layout and pin loading.

| | | | Conditions | | | | |
|------------------|------------|---|-------------------|----------|---------------------|-----------|------|
| Symbol P | Parameter | Conoral | Monitored | М | ax f _{CPU} | Unit | |
| | | conditions | frequency band | 8 MHz | 16 MHz | 24 MHz | |
| | | V _{DD} = 5 V, | 0.1 MHz to 30 MHz | 15 | 17 | 22 | |
| 6 | Peak level | T _A = 25 °C, LQFP80 package | 30 MHz to 130 MHz | 18 | 22 | 16 | dBµV |
| S _{EMI} | | conforming to IEC | 130 MHz to 1 GHz | -1 | 3 | 5 | uDμv |
| | EMI level | 61967-2 | - | 2 | 2.5 | 2.5 | |

| Table 46. EMI data |
|--------------------|
|--------------------|

1. Guaranteed by characterization results, not tested in production.

Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (3 positive then 3 negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

| Symbol | Ratings | Conditions | Class | Maximum value ⁽¹⁾ | Unit |
|-----------------------|---|---|-------|---------------------------------|------|
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | $T_A = 25$ °C, conforming to JESD22-A114 | 3A | 4000 | |
| V _{ESD(CDM)} | Electrostatic discharge voltage (charge device model) | T _A = 25 °C, conforming to JESD22-C101 | 3 | 500 | V |
| V _{ESD(MM)} | Electrostatic discharge voltage (charge device model) | $T_A = 25 \ ^{\circ}C$, conforming to JESD22-A115 | В | 200 | |

Table 47. ESD absolute maximum ratings

1. Guaranteed by characterization results, not tested in production



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 47. LQFP80 marking example (package top view)



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 50. LQFP64 marking example (package top view)



11.3 LQFP48 package information




Figure 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.



| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min | Тур | Мах | Min | Тур | Мах |
| А | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| с | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| D1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| D3 | - | 5.500 | - | - | 0.2165 | - |
| E | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| E1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| E3 | - | 5.500 | - | - | 0.2165 | - |
| е | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| CCC | - | - | 0.080 | - | - | 0.0031 |

Table 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.









Figure 53. LQFP48 marking example (package top view)



11.5 VFQFPN32 package information

Figure 57. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package outline




1. Drawing is not to scale.

57

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.







13.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8A Flash microcontroller on the application board via the SWIM protocol. Additional tools are to include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming the STM8A.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.



14 Revision history

| Date | Revision | Changes | | |
|-------------|----------|--|--|--|
| 31-Jan-2008 | 1 | Initial release | | |
| 22-Aug-2008 | 2 | Added 'H' products to the datasheet (Flash no EEPROM). Section : Features on cover page: Updated Memories, Reset and supply management, Communication interfaces and I/Os; reduced wakeup pins by 1. Table 1: Device summary: Removed STM8AF6168, STM8AF6148, STM8AF6166, STM8AF6146, STM8AF5168, STM8AF5186, STM8AF5176, and STM8AF5166. Section 1: Introduction, Section 5: Product overview, Section 9: Option bytes, Section 6.2: Alternate function remapping, Table 21: Current characteristics: Updated reference documentation: RM0009, PM0047, and UM0470. Section 3: Product line-up: Removed STM8A common features table. Table 4: Peripheral clock gating bits (CLK_PCKENR1): Removed STM8AF5186T, STM8AF5176T, STM8AF5168T, and STM8AF5186T, STM8AF5176T, STM8AF5168T, and STM8AF5186T, STM8AF6166T, STM8AF6148T, and STM8AF6168T, STM8AF6166T, STM8AF6148T, and STM8AF6146T. Section 5: 5: 2: 16 MHz high-speed internal RC oscillator (LSI): Major modification, TMU included. Section 5:5.3: 128 kHz low-speed internal RC oscillator (LSI): User trimming updated. Section 5:5.3: 128 kHz low-speed internal RC oscillator (LSI): LSI as CPU clock added. Section 5:5.5: External clock input: Maximum frequency conditional 32 Kbyte/128 Kbyte. Section 5:5.5: External clock input: Maximum frequency conditional 32 Kbyte/128 Kbyte. Section 5:8: Analog to digital converter (ADC): Scan for 128 Kbyte removed. Section 5:8: Analog to digital converter (ADC): Scan for 128 Kbyte removed. Section 5:9: Communication interfaces, Section 5:9: Serial peripheral interface (SPI): SPI 10 Mb/s. Figure 3: LQFP 80-pin pinout, Figure 4: LQFP 64-pin pinout, Figure 3: LQFP 80-pin pinout, Figure 4: LQFP 64-pin pinout, Figure 3: LQFP 80-pin pinout, Figure 4: LQFP 64-pin pinout, Figure 6: STM8AF62xx LQFP/VFQFPN 32-pin pinout: Amended footnote 1. Table 12: Memory model 12 | | |

Table 55. Document revision history



| Date | Revision | Changes | | |
|-------------|----------|--|--|--|
| 16-Sep-2008 | 3 | Replaced the salestype 'STM8H61xx' with 'STM8AH61xx on the first page. Added 'part numbers' to heading rows of <i>Table 1: Device summary</i> . Updated the 80-pin package silhouette on cover page in line with POA 0062342-revD. <i>Table 18</i> : Renamed 'TMU key registers 0-7 [7:0]' as 'TMU key registers 1-8 [7:0]' <i>Section 9</i> : Updated introductory text concerning option bytes which do not need to be saved in a complementary form. <i>Table 18</i> : Renamed the option bits 'TMU[0:3]', 'NTMU[0:3]', and 'TMU_KEY 0-7 [7:0]' as 'TMU[3:0]', 'NTMU[3:0]', and 'TMU_KEY 1-8 [7:0]' respectively. <i>Table 21</i> : Updated values of option byte 5 (HSECNT[7:0]); inverted the description of option byte 6 (TMU[3:0]); renamed option bytes 8 to 15 'TMU_KEY 0-7 [7:0]', as 'TMU_KEY 1-8 [7:0]'. Updated 80-pin package information in line with POA 0062342-revD in <i>Figure 45</i> and <i>Table 53</i> . | | |
| 01-Jul-2009 | 4 | Added 'STM8AH61xx' and 'STM8AH51xx to document header. Updated : <i>Features on page 1</i> (memories, timers, operating temperature, ADC and I/Os). Updated <i>Table 1: Device summary</i> Updated Kbyte value of program memory in <i>Section: Introduction</i> Changed the first two lines from the top in <i>Section: Description</i> . Updated <i>Figure 1: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax</i> <i>block diagram</i> Updated <i>Section 5: Product overview</i> In <i>Figure 5: LQFP 48-pin pinout</i> , added USART function to pins 10, 11, and 12; added CAN Tx and CAN Rx functions to pins 35 and 36 respectively. Section 6: <i>Pinouts and pin description:</i> deleted the text below the <i>Table 10: Legend/abbreviation for the pin description table</i> <i>Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin</i> <i>description:</i> 68th, 69th pin (LQFP80): replaced X with a dash for PP output and Added a table footnote. Updated <i>Figure 8: Register and memory map</i> . <i>Table 12: Memory model 128K:</i> updated footnote Deleted the <i>Table: Stack and RAM partitioning</i> <i>Table 17: STM8A interrupt table:</i> Updated priorities 13, 15, 17, 20 and 24 and changed table footnote Updated <i>Section 7: Memory and register map</i> Updated <i>Table: Data memory, Table:</i> I/O static characteristics, and <i>Table 39: NRST pin characteristics.</i> <i>Section 10.1.1: Minimum and maximum values:</i> added ambient temperature T _A = -40 °C Updated <i>Table 20: Voltage characteristics.</i> Updated <i>Table 21: Current characteristics.</i> Updated <i>Table 22: Thermal characteristics.</i> Updated <i>Table 22: Thermal characteristics.</i> Updated <i>Table 24: General operating conditions.</i> | | |

Table 55. Document revision history (continued)

