

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	38
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6288tcx">https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6288tcx</a>

5.7.4	Advanced control and general purpose timers	20
5.7.5	Basic timer	21
5.8	Analog to digital converter (ADC)	22
5.9	Communication interfaces	22
5.9.1	Universal synchronous/asynchronous receiver transmitter (USART)	22
5.9.2	Universal asynchronous receiver/transmitter with LIN support (LINUART)	24
5.9.3	Serial peripheral interface (SPI)	25
5.9.4	Inter integrated circuit (I <sup>2</sup> C) interface	25
5.9.5	Controller area network interface (beCAN)	26
5.10	Input/output specifications	27
<b>6</b>	<b>Pinouts and pin description</b>	<b>28</b>
6.1	Package pinouts	28
6.2	Alternate function remapping	39
<b>7</b>	<b>Memory and register map</b>	<b>40</b>
7.1	Memory map	40
7.2	Register map	41
<b>8</b>	<b>Interrupt table</b>	<b>53</b>
<b>9</b>	<b>Option bytes</b>	<b>54</b>
<b>10</b>	<b>Electrical characteristics</b>	<b>59</b>
10.1	Parameter conditions	59
10.1.1	Minimum and maximum values	59
10.1.2	Typical values	59
10.1.3	Typical curves	59
10.1.4	Loading capacitor	59
10.1.5	Pin input voltage	60
10.2	Absolute maximum ratings	60
10.3	Operating conditions	62
10.3.1	VCAP external capacitor	63
10.3.2	Supply current characteristics	63
10.3.3	External clock sources and timing characteristics	68
10.3.4	Internal clock sources and timing characteristics	70

# 1 Introduction

This datasheet refers to the STM8AF526x/8x/Ax and STM8AF6269/8x/Ax products with 32 to 128 Kbyte of program memory.

In the order code, the letter 'F' refers to product versions with Flash and data EEPROM and 'P' to product versions with FASTROM. The identifiers 'F' and 'P' do not coexist in a given order code.

The datasheet contains the description of family features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8S and STM8A Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).

### 3 Product line-up

**Table 2. STM8AF526x/8x/Ax product line-up with CAN**

Order code	Package	High density Flash program memory (bytes)	RAM (bytes)	Data EEPROM (bytes)	10-bit A/D chan.	Timers (IC/OC/PWM)	Serial interfaces	I/O wakeup pins
STM8AF/P52AA	LQFP80 (14x14)	128 K	6 K	2 K	16	1x8-bit: TIM4 3x16-bit: TIM1, TIM2, TIM3 (9/9/9)	CAN, LIN(UART), SPI, USART, I <sup>2</sup> C	68/37
STM8AF/P528A		64 K						
STM8AF/P52A9	128 K	1 K						10
STM8AF/P5289	64 K							
STM8AF/P5269	LQFP64 (10x10)	32 K						
STM8AF/P52A8		128 K		2 K	38/35			
STM8AF/P5288		64 K						
STM8AF/P5268	LQFP48 (7x7)	32 K		1K				
STM8AF/P5286		64 K		2 K	6			25/24
STM8AF/P52A6	VFQFPN32 (5x5)	128 K						

**Table 3. STM8AF6269/8x/Ax product line-up without CAN**

Order code	Package	High density Flash program memory (bytes)	RAM (bytes)	Data EEPROM (bytes)	10-bit A/D chan.	Timers (IC/OC/PWM)	Serial interfaces	I/O wakeup pins
STM8AF/P62AA	LQFP80 (14x14)	128 K	6 K	2 K	16	1x8-bit: TIM4 3x16-bit: TIM1, TIM2, TIM3 (9/9/9)	LIN(UART), SPI, USART, I <sup>2</sup> C	68/37
STM8AF/P628A		64 K						
STM8AF/P62A9	128 K	2 K						10
STM8AF/P6289	64 K							
STM8AF/P6269	LQFP64 (10x10)	32 K		1 K				
STM8AF/P62A8		128 K		2 K	7			25/23
STM8AF/P6288		64 K						
STM8AF/P6286	LQFP32 (7x7)	64 K		2 K	7			25/23
STM8AF/P62A6	VFQFPN32 (5x5)	128 K						

## 5.7 Timers

### 5.7.1 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications. The watchdog timer activity is controlled by the application program or option bytes. Once the watchdog is activated, it cannot be disabled by the user program without going through reset.

#### Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application timing perfectly. The application software must refresh the counter before time-out and during a limited time window. If the counter is refreshed outside this time window, a reset is issued.

#### Independent watchdog timer

The independent watchdog peripheral can be used to resolve malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure. If the hardware watchdog feature is enabled through the device option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the key register is written by software before the counter reaches the end of count.

### 5.7.2 Auto-wakeup counter

This counter is used to cyclically wakeup the device in Active-halt mode. It can be clocked by the internal 128 kHz internal low-frequency RC oscillator or external clock.

LSI clock can be internally connected to TIM3 input capture channel 1 for calibration.

### 5.7.3 Beeper

This function generates a rectangular signal in the range of 1, 2 or 4 kHz which can be output on a pin. This is useful when audible sounds without interference need to be generated for use in the application.

### 5.7.4 Advanced control and general purpose timers

STM8A devices described in this datasheet, contain up to three 16-bit advanced control and general purpose timers providing nine CAPCOM channels in total. A CAPCOM channel can be used either as input compare, output compare or PWM channel. These timers are named TIM1, TIM2 and TIM3.

## 5.10 Input/output specifications

The product features four I/O types:

- Standard I/O 2 MHz
- Fast I/O up to 10 MHz
- High sink 8 mA, 2 MHz
- True open drain (I<sup>2</sup>C interface)

To decrease EMI (electromagnetic interference), high sink I/Os have a limited maximum slew rate. The rise and fall times are similar to those of standard I/Os.

The analog inputs are equipped with a low leakage analog switch. Additionally, the schmitt-trigger input stage on the analog I/Os can be disabled in order to reduce the device standby consumption.

STM8A I/Os are designed to withstand current injection. For a negative injection current of 4 mA, the resulting leakage current in the adjacent input does not exceed 1  $\mu$ A. Thanks to this feature, external protection diodes against current injection are no longer required.

**Caution:** In STM8AF5286UC device, the following I/O ports are not automatically configured by hardware: PA3, PA4, PA5, PA6, PF4, PB6, PB7, PE0, PE1, PE2, PE3, PE6, PE7. As a consequence, they must be put into one of the following configurations by software:

- configured as input with internal pull-up/down resistor,
- configured as output push-pull low.

Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

Pin number					Pin name	Type	Input				Output			Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
LQFP80	LQFP64	LQFP48	STM8AF62xx LQFP32/VFQFPN32	STM8AF52x6 VFQFPN32			Floating	Wpu	Ext. interrupt	High sink	Speed	OD	PP			
38	-	-	-	-	PH7/TIM1_CH1N	I/O	X	X	-	-	O1	X	X	Port H7	Timer 1 - inverted channel 2	-
39	31	23	-	-	PE7/AIN8	I/O	X	X	-	-	O1	X	X	Port E7	Analog input 8	-
40	32	24			PE6/AIN9	I/O	X	X	X	-	O1	X	X	Port E6	Analog input 9	-
41	33	25	17	17	PE5/SPI_NSS <sup>(2)</sup>	I/O	X	X	X	-	O1	X	X	Port E5	SPI master/slave select	-
42	-	-	-	-	PC0/ADC_ETR	I/O	X	X	X	-	O1	X	X	Port C0	ADC trigger input	-
43	34	26	18	18	PC1/TIM1_CH1	I/O	X	X	X	HS	O3	X	X	Port C1	Timer 1 - channel 1	-
44	35	27	19	19	PC2/TIM1_CH2	I/O	X	X	X	HS	O3	X	X	Port C2	Timer 1 - channel 2	-
45	36	28	20	20	PC3/TIM1_CH3	I/O	X	X	X	HS	O3	X	X	Port C3	Timer 1 - channel 3	-
46	37	29	21	21	PC4/TIM1_CH4	I/O	X	X	X	HS	O3	X	X	Port C4	Timer 1 - channel 4	-
47	38	30	22	22	PC5/SPI_SCK <sup>(2)</sup>	I/O	X	X	X	-	O3	X	X	Port C5	SPI clock	-
48	39	31	-	-	V <sub>SSIO_2</sub>	S	-	-	-	-	-	-	-	I/O ground		-
49	40	32	-	-	V <sub>DDIO_2</sub>	S	-	-	-	-	-	-	-	I/O power supply		-
50	41	33	23	-	PC6/SPI_MOSI <sup>(2)</sup>	I/O	X	X	X	-	O3	X	X	Port C6	SPI master out/slave in	-
51	42	34	24	-	PC7/SPI_MISO <sup>(2)</sup>	I/O	X	X	X	-	O3	X	X	Port C7	SPI master in/slave out	-
52	43	35	-	23	PG0/CAN_TX	I/O	X	X	-	-	O1	X	X	Port G0	CAN transmit	-
53	44	36	-	24	PG1/CAN_RX	I/O	X	X	-	-	O1	X	X	Port G1	CAN receive	-
54	45	-	-	-	PG2	I/O	X	X	-	-	O1	X	X	Port G2	-	-



# 7 Memory and register map

## 7.1 Memory map

Figure 8. Register and memory map




Table 14. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status	
0x00 50C3	CLK	CLK_CMSR	Clock master status register	0xE1	
0x00 50C4		CLK_SWR	Clock master switch register	0xE1	
0x00 50C5		CLK_SWCR	Clock switch control register	0xFF	
0x00 50C6		CLK_CKDIVR	Clock divider register	0x18	
0x00 50C7		CLK_PCKENR1	Peripheral clock gating register 1	0xFF	
0x00 50C8		CLK_CSSR	Clock security system register	0x00	
0x00 50C9		CLK_CCOR	Configurable clock control register	0x00	
0x00 50CA		CLK_PCKENR2	Peripheral clock gating register 2	0xFF	
0x00 50CB		Reserved area (1 byte)			
0x00 50CC		CLK_HSITRIMR	HSI clock calibration trimming register	0x00	
0x00 50CD		CLK_SWIMCCR	SWIM clock control register	0bXXXX XXX0	
0x00 50CE to 0x00 50D0	Reserved area (3 bytes)				
0x00 50D1	WWDG	WWDG_CR	WWDG control register	0x7F	
0x00 50D2		WWDG_WR	WWDG window register	0x7F	
0x00 50D3 to 0x00 50DF	Reserved area (13 bytes)				
0x00 50E0	IWDG	IWDG_KR	IWDG key register	0xFF <sup>(2)</sup>	
0x00 50E1		IWDG_PR	IWDG prescaler register	0x00	
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF	
0x00 50E3 to 0x00 50EF	Reserved area (13 bytes)				
0x00 50F0	AWU	AWU_CSR1	AWU control/status register 1	0x00	
0x00 50F1		AWU_APR	AWU asynchronous prescaler buffer register	0x3F	
0x00 50F2		AWU_TBR	AWU timebase selection register	0x00	
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F	
0x00 50F4 to 0x00 50FF	Reserved area (12 bytes)				

Table 18. Option bytes (continued)

Addr.	Option name	Option byte no.	Option bits								Factory default setting
			7	6	5	4	3	2	1	0	
0x00 480B	TMU	OPT6	TMU[3:0]								0x00
0x00 480C		NOPT6	NTMU[3:0]								0xFF
0x00 480D	Flash wait states	OPT7	Reserved						WAIT STATE	0x00	
0x00 480E		NOPT7	Reserved						NWAIT STATE	0xFF	
0x00 480F	Reserved										
0x00 4810	TMU	OPT8	TMU_KEY 1 [7:0]								0x00
0x00 4811		OPT9	TMU_KEY 2 [7:0]								0x00
0x00 4812		OPT10	TMU_KEY 3 [7:0]								0x00
0x00 4813		OPT11	TMU_KEY 4 [7:0]								0x00
0x00 4814		OPT12	TMU_KEY 5 [7:0]								0x00
0x00 4815		OPT13	TMU_KEY 6 [7:0]								0x00
0x00 4816		OPT14	TMU_KEY 7 [7:0]								0x00
0x00 4817		OPT15	TMU_KEY 8 [7:0]								0x00
0x00 4818		OPT16	TMU_MAXATT [7:0]								0xC7
0x00 4819 to 487D		Reserved									
0x00 487E	Boot-loader <sup>(1)</sup>	OPT17	BL [7:0]								0x00
0x00 487F		NOPT 17	NBL [7:0]								0xFF

1. This option consists of two bytes that must have a complementary value in order to be valid. If the option is invalid, it has no effect on EMC reset.

Table 19. Option byte description

Option byte no.	Description
OPT0	<p><b>ROP[7:0]: Memory readout protection (ROP)</b>            0xAA: Enable readout protection (write access via SWIM protocol)  <i>Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM memory readout protection for details.</i></p>
OPT1	<p><b>UBC[7:0]: User boot code area</b>            0x00: No UBC, no write-protection            0x01: Page 0 to 1 defined as UBC, memory write-protected            0x02: Page 0 to 3 defined as UBC, memory write-protected            0x03 to 0xFF: Pages 4 to 255 defined as UBC, memory write-protected  <i>Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM write protection for more details.</i></p>
OPT2	<p><b>AFR7: Alternate function remapping option 7</b>            0: Port D4 alternate function = TIM2_CH1            1: Port D4 alternate function = BEEP</p> <p><b>AFR6: Alternate function remapping option 6</b>            0: Port B5 alternate function = AIN5, port B4 alternate function = AIN4            1: Port B5 alternate function = I<sup>2</sup>C_SDA, port B4 alternate function = I<sup>2</sup>C_SCL.</p> <p><b>AFR5: Alternate function remapping option 5</b>            0: Port B3 alternate function = AIN3, port B2 alternate function = AIN2, port B1 alternate function = AIN1, port B0 alternate function = AIN0.            1: Port B3 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH1N.</p> <p><b>AFR4: Alternate function remapping option 4</b>            0: Port D7 alternate function = TLI            1: Reserved</p> <p><b>AFR3: Alternate function remapping option 3</b>            0: Port D0 alternate function = TIM3_CH2            1: Port D0 alternate function = TIM1_BKIN</p> <p><b>AFR2: Alternate function remapping option 2</b>            0: Port D0 alternate function = TIM3_CH2            1: Port D0 alternate function = CLK_CCO  <i>Note: AFR2 option has priority over AFR3 if both are activated</i></p> <p><b>AFR1: Alternate function remapping option 1</b>            0: Port A3 alternate function = TIM2_CH3, port D2 alternate function TIM3_CH1.            1: Port A3 alternate function = TIM3_CH1, port D2 alternate function TIM2_CH3.</p> <p><b>AFR0: Alternate function remapping option 0</b>            0: Port D3 alternate function = TIM2_CH2            1: Port D3 alternate function = ADC_ETR</p>

**Table 26. Total current consumption in Run, Wait and Slow mode. General conditions for V<sub>DD</sub> apply, T<sub>A</sub> = -40 °C to 150 °C**

Symbol	Parameter	Conditions	Typ	Max	Unit	
I <sub>DD(RUN)</sub> <sup>(1)</sup>	Supply current in Run mode	All peripherals clocked, code executed from Flash program memory, HSE external clock (without resonator)	f <sub>CPU</sub> = 24 MHz 1 ws	8.7	16.8 <sup>(2)</sup>	mA
			f <sub>CPU</sub> = 16 MHz	7.4	14	
			f <sub>CPU</sub> = 8 MHz	4.0	7.4 <sup>(2)</sup>	
			f <sub>CPU</sub> = 4 MHz	2.4	4.1 <sup>(2)</sup>	
			f <sub>CPU</sub> = 2 MHz	1.5	2.5	
I <sub>DD(RUN)</sub> <sup>(1)</sup>	Supply current in Run mode	All peripherals clocked, code executed from RAM, HSE external clock (without resonator)	f <sub>CPU</sub> = 24 MHz	4.4	6.0 <sup>(2)</sup>	
			f <sub>CPU</sub> = 16 MHz	3.7	5.0	
			f <sub>CPU</sub> = 8 MHz	2.2	3.0 <sup>(2)</sup>	
			f <sub>CPU</sub> = 4 MHz	1.4	2.0 <sup>(2)</sup>	
			f <sub>CPU</sub> = 2 MHz	1.0	1.5	
I <sub>DD(WFI)</sub> <sup>(1)</sup>	Supply current in Wait mode	CPU stopped, all peripherals off, HSE external clock	f <sub>CPU</sub> = 24 MHz	2.4	3.1 <sup>(2)</sup>	
			f <sub>CPU</sub> = 16 MHz	1.65	2.5	
			f <sub>CPU</sub> = 8 MHz	1.15	1.9 <sup>(2)</sup>	
			f <sub>CPU</sub> = 4 MHz	0.90	1.6 <sup>(2)</sup>	
			f <sub>CPU</sub> = 2 MHz	0.80	1.5	
I <sub>DD(SLOW)</sub> <sup>(1)</sup>	Supply current in Slow mode	f <sub>CPU</sub> scaled down, all peripherals off, code executed from RAM	External clock 16 MHz f <sub>CPU</sub> = 125 kHz	1.50	1.95	
			LSI internal RC f <sub>CPU</sub> = 128 kHz	1.50	1.80 <sup>(2)</sup>	

1. The current due to I/O utilization is not taken into account in these values.
2. Guaranteed by design, not tested in production.

10.3.10 I<sup>2</sup>C interface characteristicsTable 42. I<sup>2</sup>C characteristics

Symbol	Parameter	Standard mode I <sup>2</sup> C		Fast mode I <sup>2</sup> C <sup>(1)</sup>		Unit
		Min <sup>(2)</sup>	Max <sup>(2)</sup>	Min <sup>(2)</sup>	Max <sup>(2)</sup>	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	μs
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-	ns
t <sub>h(SDA)</sub>	SDA data hold time	0 <sup>(3)</sup>	-	0 <sup>(4)</sup>	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time (V <sub>DD</sub> 3 V to 5.5 V)	-	1000	-	300	
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time (V <sub>DD</sub> 3 V to 5.5 V)	-	300	-	300	
t <sub>h(STA)</sub>	START condition hold time	4.0	-	0.6	-	μs
t <sub>su(STA)</sub>	Repeated START condition setup time	4.7	-	0.6	-	
t <sub>su(STO)</sub>	STOP condition setup time	4.0	-	0.6	-	μs
t <sub>w(STO:STA)</sub>	STOP to START condition time (bus free)	4.7	-	1.3	-	μs
C <sub>b</sub>	Capacitive load for each bus line	-	400	-	400	pF


1. f<sub>MASTER</sub> must be at least 8 MHz to achieve max fast I<sup>2</sup>C speed (400 kHz)
2. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production
3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time
4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL

Table 44. ADC accuracy for  $V_{DDA} = 5\text{ V}$

Symbol	Parameter	Conditions	Typ	Max <sup>(1)</sup>	Unit
$ E_T $	Total unadjusted error <sup>(2)</sup>	$f_{ADC} = 2\text{ MHz}$	1.4	3 <sup>(3)</sup>	LSB
$ E_O $	Offset error <sup>(2)</sup>		0.8	3	
$ E_G $	Gain error <sup>(2)</sup>		0.1	2	
$ E_D $	Differential linearity error <sup>(2)</sup>		0.9	1	
$ E_L $	Integral linearity error <sup>(2)</sup>		0.7	1.5	
$ E_T $	Total unadjusted error <sup>(2)</sup>	$f_{ADC} = 4\text{ MHz}$	1.9 <sup>(4)</sup>	4 <sup>(4)</sup>	
$ E_O $	Offset error <sup>(2)</sup>		1.3 <sup>(4)</sup>	4 <sup>(4)</sup>	
$ E_G $	Gain error <sup>(2)</sup>		0.6 <sup>(4)</sup>	3 <sup>(4)</sup>	
$ E_D $	Differential linearity error <sup>(2)</sup>		1.5 <sup>(4)</sup>	2 <sup>(4)</sup>	
$ E_L $	Integral linearity error <sup>(2)</sup>		1.2 <sup>(4)</sup>	1.5 <sup>(4)</sup>	

1. Guaranteed by characterization results, not tested in production.
2. ADC accuracy vs. injection current: Any positive or negative injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 10.3.6 does not affect the ADC accuracy.
3. TUE 2LSB can be reached on specific sales types on the whole temperature range.
4. Target values.

Figure 44. ADC accuracy characteristics




1. Example of an actual transfer curve
2. The ideal transfer curve
3. End point correlation line  
 $E_T$  = Total unadjusted error: Maximum deviation between the actual and the ideal transfer curves.  
 $E_O$  = Offset error: Deviation between the first actual transition and the first ideal one.  
 $E_G$  = Gain error: Deviation between the last ideal transition and the last actual one.  
 $E_D$  = Differential linearity error: Maximum deviation between actual steps and the ideal one.  
 $E_L$  = Integral linearity error: Maximum deviation between any actual transition and the end point correlation line.



### 11.3 LQFP48 package information


Figure 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.

### 11.5 VFQFPN32 package information

Figure 57. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package outline



1. Drawing is not to scale.

Table 55. Document revision history (continued)

Date	Revision	Changes
22-Aug-2008	2 (continued)	<p><b>Table 18: Typ. IDD(WFI)HSI vs. VDD @ fCPU = 16 MHz, peripherals = off:</b> Replaced the source blocks 'simple USART', 'very low-end timer (timer 4)', and 'EEPROM' with 'LINUART', 'timer4' and 'reserved' respectively, added TMU registers.</p> <p><b>Table 20: HSE oscillator circuit diagram:</b> Updated OPT6 and NOPT6, added OPT7 to 17 (TMU, BL)</p> <p><b>Table 21: Typical HSI frequency vs VDD:</b> Updated OPT1 UBC[7:0], OPT4 CKAWUSEL, OPT4 PRSC [1:0], and OPT6, added OPT7 to 16 (TMU).</p> <p><b>Table 23: Operating lifetime:</b> Amended footnotes.</p> <p><b>Table 26: Total current consumption in Run, Wait and Slow mode. General conditions for VDD apply, TA = -40 °C to 150 °C:</b> Added parameter 'voltage and current operating conditions'.</p> <p><b>Table 27: Total current consumption in Halt and Active-halt modes. General conditions for VDD applied. TA = -40 °C to 55 °C unless otherwise stated:</b> Amended footnotes.</p> <p><b>Table 28: Oscillator current consumption:</b> Replaced.</p> <p><b>Table 29: Programming current consumption:</b> Amended maximum data and footnotes.</p> <p><b>Table 21: Current characteristics:</b> Replaced.</p> <p><b>Table 22: Thermal characteristics:</b> Added and amended IDD(RUN) data; amended IDD(WFI) data; amended footnotes.</p> <p><b>Table 32: HSE oscillator characteristics:</b> Filled in, amended maximum data and footnotes.</p> <p><b>Figure 13 to Figure 18:</b> info on peripheral activity added.</p> <p><b>Table 33: HSI oscillator characteristics:</b> Modified fHSE_ext data and added VHSEdhl data.</p> <p><b>Table 35: Flash program memory/data EEPROM memory:</b> Removed ACC_HSI parameters and replaced with ACC_HS parameters; amended data and footnotes.</p> <p>Amended data of 'RAM and hardware registers' table.</p> <p><b>Table 37: Data memory:</b> Updated names and data of N<sub>RW</sub> and t<sub>RET</sub> parameters.</p> <p><b>Table 40: TIM 1, 2, 3, and 4 electrical specifications:</b> Added V<sub>OH</sub> and V<sub>OL</sub> parameters; Updated I<sub>lkg ana</sub> parameter.</p> <p>Removed: <i>Output driving current (standard ports)</i>, <i>Output driving current (true open drain ports)</i>, and <i>Output driving current (high sink ports)</i>.</p> <p><b>Table 46: EMI data:</b> Updated f<sub>ADC</sub>, t<sub>S</sub>, and t<sub>CONV</sub> data.</p> <p><b>Table: ADC accuracy for VDDA = 3.3 V:</b> removed the 4-MHz condition from all parameters.</p> <p><b>Table 47: ESD absolute maximum ratings:</b> Removed the 4-MHz condition from all parameters; updated footnote 1 and removed footnote 2.</p> <p><b>Table 51: LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data:</b> Added data for T<sub>A</sub> = 145 °C.</p> <p><b>Figure 53:</b> Updated memory size, pin count and package type information.</p>

Table 55. Document revision history (continued)

Date	Revision	Changes
30-Jan-2011	8	<p>Modified references to reference manual, and Flash programming manual in the whole document.</p> <p>Added reference to AEC Q100 standard on cover page.</p> <p>Renamed timer types as follows:</p> <ul style="list-style-type: none"> <li>– Auto-reload timer to general purpose timer</li> <li>– Multipurpose timer to advanced control timer</li> <li>– System timer to basic timer</li> </ul> <p>Introduced concept of high density Flash program memory.</p> <p>Updated the number of I/Os for devices in 80-, 64-, and 48-pin packages in <i>Table: STM8AF52xx product line-up with CAN</i>, <i>Table: STM8AF62xx product line-up without CAN</i>, <i>Table: STM8AF/H/P51xx product line-up with CAN</i>, and <i>Table: STM8AF/H/P61xx product line-up without CAN</i>.</p> <p>Added TMU brief description in <a href="#">Section 5.4: Flash program and data EEPROM</a>, updated TMU_MAXATT description in <a href="#">Table 19: Option byte description</a>, and TMU_MAWATT reset value in <a href="#">Table 18: Option bytes</a>.</p> <p>Updated clock sources in <a href="#">Section 5.5.1: Features</a>.</p> <p>Added <a href="#">Table 4: Peripheral clock gating bits (CLK_PCKENR1)</a>.</p> <p>Added calibration using TIM3 in <a href="#">Section 5.7.2: Auto-wakeup counter</a>.</p> <p>Added <a href="#">Table 8: ADC naming</a> and <a href="#">Table 9: Communication peripheral naming correspondence</a>.</p> <p>Updated SPI data rate to <math>f_{\text{MASTER}}/2</math> in <a href="#">Section 5.9.3: Serial peripheral interface (SPI)</a>.</p> <p>Added reset state in <a href="#">Table 10: Legend/abbreviation for the pin description table</a>.</p> <p><i>Table: STM8A microcontroller family pin description</i>: modified footnotes related to PD1/SWIM, corrected wpu input for PE1 and PE2, and renamed TIMn_CCx and TIMn_NCCx to TIMn_CHx and TIMn_CHxN, respectively.</p> <p><i>Section: Register map</i>: Removed CAN register CLK_CANCCR. Removed I2C_PECR register.</p> <p>Added <i>footnote</i> for Px_IDR registers in <a href="#">Table 13: I/O port hardware register map</a>. Updated register reset values for Px_IDR and PD_CR1 registers.</p> <p>Replaced tables describing register maps and reset values for non-volatile memory, global configuration, reset status, TMU, clock controller, interrupt controller, timers, communication interfaces, and ADC, by <a href="#">Table 14: General hardware register map</a>. Added debug module register map</p> <p>Renamed Fast Active Halt mode to Active-halt mode with regulator on, and Slow Active Halt mode to Active-halt mode with regulator off, updated <a href="#">Section 5.6: Low-power operating modes</a>, and <a href="#">Table 27: Total current consumption in Halt and Active-halt modes. General conditions for VDD applied. TA = -40 °C to 55 °C unless otherwise stated</a>. <math>I_{\text{DD(FAH)}}</math> and <math>I_{\text{DD(SAH)}}</math> renamed <math>I_{\text{DD(AH)}}</math>; <math>t_{\text{WU(FAH)}}</math> and <math>t_{\text{WU(SAH)}}</math> renamed <math>t_{\text{WU(AH)}}</math>.</p>

Table 55. Document revision history (continued)

Date	Revision	Changes
31-Mar-2014	10 (continued)	Added: <ul style="list-style-type: none"> <li>– <a href="#">Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout</a>;</li> <li>– the caution in <a href="#">Section 5.10: Input/output specifications</a>,</li> <li>– The table footnote “Not recommended for new designs” to <a href="#">Table: STM8AF/H/P51xx product line-up with CAN</a> and <a href="#">Table: STM8AF/H/P61xx product line-up without CAN</a>.</li> <li>– The figure footnotes to <a href="#">Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout</a> and <a href="#">Figure: VFQFPN 32-lead very thin fine pitch quad flat no-lead package (5 x 5)</a></li> </ul>
13-Jun-2014	11	Added STM8AF52A6 part number.
09-Jun-2015	12	Added: <ul style="list-style-type: none"> <li>– the third table footnote to <a href="#">Table 25: Operating conditions at power-up/power-down</a>,</li> <li>– <a href="#">Figure 47: LQFP80 marking example (package top view)</a>,</li> <li>– <a href="#">Figure 50: LQFP64 marking example (package top view)</a>,</li> <li>– <a href="#">Figure 53: LQFP48 marking example (package top view)</a>,</li> <li>– <a href="#">Figure 56: LQFP32 marking example (package top view)</a>,</li> <li>– <a href="#">Figure 59: VFQFPN32 marking example (package top view)</a>,</li> <li>– the footnote about the device marking to <a href="#">Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1</a>.</li> </ul> Removed STM8AF51xx and STM8AF61xx obsolete root part numbers, and consequently “H” products: <ul style="list-style-type: none"> <li>– <a href="#">Table 1: Device summary</a>,</li> <li>– <a href="#">Section 1: Introduction</a>,</li> <li>– <a href="#">Section 2: Description</a>,</li> <li>– <a href="#">Section 3: Product line-up</a>,</li> <li>– <a href="#">Table 12: Memory model 128K</a>,</li> <li>– <a href="#">Section 10.3: Operating conditions</a>,</li> <li>– <a href="#">Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1</a>.</li> </ul> Moved <a href="#">Section 11.6: Thermal characteristics</a> to <a href="#">Section 11: Package information</a> .           Updated: <ul style="list-style-type: none"> <li>– the product naming in the document headers and captions,</li> <li>– the standard reference for EMI characteristics in <a href="#">Table 46: EMI data</a>.</li> </ul>
13-Jun-2016	13	Updated <a href="#">Table 53: VFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package mechanical data</a>

Table 55. Document revision history (continued)

Date	Revision	Changes
13-Oct-2016	14	<p>Updated:</p> <ul style="list-style-type: none"> <li>– Title of <a href="#">Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout</a>, (previously STM8AF5286UC VFQFPN32 32-pin pinout)</li> <li>– Footnotes of <a href="#">Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme 1</a></li> <li>– <a href="#">Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description</a> replaced “STM8AF5286UC VQFPN32” with “STM8AF52x6 VQFPN32” at header row</li> <li>– <a href="#">Section 10.2: Absolute maximum ratings</a></li> <li>– <a href="#">Section : Device marking on page 93</a></li> <li>– <a href="#">Section : Device marking on page 96</a></li> <li>– <a href="#">Section : Device marking on page 99</a></li> <li>– <a href="#">Section : Device marking on page 104</a></li> <li>– <a href="#">Section : Device marking on page 108</a></li> </ul> <p>Added:</p> <ul style="list-style-type: none"> <li>– Footnote on <a href="#">Figure 47: LQFP80 marking example (package top view)</a>, <a href="#">Figure 50: LQFP64 marking example (package top view)</a>, <a href="#">Figure 56: LQFP32 marking example (package top view)</a>, <a href="#">Figure 59: VFQFPN32 marking example (package top view)</a>.</li> </ul>
10-Nov-2016	15	<p>Updated header row and PA6/USART_CK pin row on <a href="#">Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description</a>.</p>