

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	38
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6288tdx

List of tables

Table 1.	Device summary	1
Table 2.	STM8AF526x/8x/Ax product line-up with CAN	
Table 3.	STM8AF6269/8x/Ax product line-up without CAN	
Table 4.	Peripheral clock gating bits (CLK_PCKENR1)	
Table 5.	Peripheral clock gating bits (CLK_PCKENR2)	
Table 6.	Advanced control and general purpose timers	
Table 7.	TIM4	
Table 8.	ADC naming	
Table 9.	Communication peripheral naming correspondence	
Table 10.	Legend/abbreviation for the pin description table	
Table 11.	STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description	
Table 12.	Memory model 128K	
Table 13.	I/O port hardware register map	
Table 14.	General hardware register map	
Table 15.	CPU/SWIM/debug module/interrupt controller registers	
Table 16.	Temporary memory unprotection registers	
Table 17.	STM8A interrupt table	
Table 18.	Option bytes	
Table 19.	Option byte description	
Table 20.	Voltage characteristics	
Table 21.	Current characteristics	
Table 22.	Thermal characteristics	
Table 23.	Operating lifetime	
Table 24.	General operating conditions	
Table 25.	Operating conditions at power-up/power-down	
Table 26.	Total current consumption in Run, Wait and Slow mode. General conditions	
	for V_{DD} apply, $T_A = -40$ °C to 150 °C	. 64
Table 27.	Total current consumption in Halt and Active-halt modes. General conditions for V _{DD}	
	applied. T _A = -40 °C to 55 °C unless otherwise stated	65
Table 28.	Oscillator current consumption	
Table 29.	Programming current consumption	
Table 30.	Typical peripheral current consumption V _{DD} = 5.0 V	
Table 31.	HSE external clock characteristics	
Table 32.	HSE oscillator characteristics	. 69
Table 33.	HSI oscillator characteristics	. 70
Table 34.	LSI oscillator characteristics	. 71
Table 35.	Flash program memory/data EEPROM memory	. 72
Table 36.	Flash program memory	. 72
Table 37.	Data memory	
Table 38.	I/O static characteristics	
Table 39.	NRST pin characteristics	. 78
Table 40.	TIM 1, 2, 3, and 4 electrical specifications	
Table 41.	SPI characteristics	. 81
Table 42.	I ² C characteristics	
Table 43.	ADC characteristics	. 85
Table 44.	ADC accuracy for V _{DDA} = 5 V	. 86
Table 45.	EMS data	
Table 46.	EMI data	00



Figure 48.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	94
Figure 49.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
	recommended footprint	95
Figure 50.	LQFP64 marking example (package top view)	
Figure 51.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	97
Figure 52.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	recommended footprint	99
Figure 53.	LQFP48 marking example (package top view)	
Figure 54.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	101
Figure 55.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	recommended footprint	103
Figure 56.	LQFP32 marking example (package top view)	104
Figure 57.	VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad	
	flat package outline	105
Figure 58.	VFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch very thin profile fine pitch quad	
J	flat package recommended footprint	107
Figure 59.	VFQFPN32 marking example (package top view)	
Figure 60	STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme ¹	



5.7 **Timers**

5.7.1 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications. The watchdog timer activity is controlled by the application program or option bytes. Once the watchdog is activated, it cannot be disabled by the user program without going through reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application timing perfectly. The application software must refresh the counter before time-out and during a limited time window. If the counter is refreshed outside this time window, a reset is issued.

Independent watchdog timer

The independent watchdog peripheral can be used to resolve malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure. If the hardware watchdog feature is enabled through the device option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the key register is written by software before the counter reaches the end of count.

5.7.2 Auto-wakeup counter

This counter is used to cyclically wakeup the device in Active-halt mode. It can be clocked by the internal 128 kHz internal low-frequency RC oscillator or external clock.

LSI clock can be internally connected to TIM3 input capture channel 1 for calibration.

5.7.3 Beeper

This function generates a rectangular signal in the range of 1, 2 or 4 kHz which can be output on a pin. This is useful when audible sounds without interference need to be generated for use in the application.

5.7.4 Advanced control and general purpose timers

STM8A devices described in this datasheet, contain up to three 16-bit advanced control and general purpose timers providing nine CAPCOM channels in total. A CAPCOM channel can be used either as input compare, output compare or PWM channel. These timers are named TIM1, TIM2 and TIM3.

20/125 DocID14395 Rev 15



5.8 Analog to digital converter (ADC)

The STM8A products described in this datasheet contain a 10-bit successive approximation ADC with up to 16 multiplexed input channels, depending on the package.

The ADC name differs between the datasheet and the STM8A/S reference manual (see *Table 8*).

Table 8. ADC naming

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
ADC	ADC2

ADC features

- 10-bit resolution
- Single and continuous conversion modes
- Programmable prescaler: f_{MASTER} divided by 2 to 18
- Conversion trigger on timer events, and external events
- Interrupt generation at end of conversion
- Selectable alignment of 10-bit data in 2 x 8 bit result registers
- Shadow registers for data consistency
- ADC input range: V_{SSA} ≤V_{IN} ≤V_{DDA}
- Schmitt-trigger on analog inputs can be disabled to reduce power consumption

5.9 Communication interfaces

The following sections give a brief overview of the communication peripheral. Some peripheral names differ between the datasheet and STM8S series and STM8AF series 8-bit microcontrollers reference manual (see *Table 9*).

Table 9. Communication peripheral naming correspondence

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
USART	UART1
LINUART	UART3

5.9.1 Universal synchronous/asynchronous receiver transmitter (USART)

The devices covered by this datasheet contain one USART interface. The USART can operate in standard SCI mode (serial communication interface, asynchronous) or in SPI emulation mode. It is equipped with a 16 bit fractional prescaler. It features LIN master support.

22/125 DocID14395 Rev 15



- Interrupt:
 - Successful address/data communication
 - Error condition
 - Wakeup from Halt
- Wakeup from Halt on address detection in slave mode

5.9.5 Controller area network interface (beCAN)

The beCAN controller (basic enhanced CAN), interfaces the CAN network and supports the CAN protocol version 2.0A and B. It is equipped with a receive FIFO and a very versatile filter bank. Together with a filter match index, this allows a very efficient message handling in today's car network architectures. The CPU is significantly unloaded. The maximum transmission speed is 1 Mbit/s.

Transmission

- Three transmit mailboxes
- Configurable transmit priority by identifier or order request

Reception

- 11- and 29-bit ID
- 1 receive FIFO (3 messages deep)
- Software-efficient mailbox mapping at a unique address space
- FMI (filter match index) stored with message for quick message association
- Configurable FIFO overrun
- Time stamp on SOF reception
- 6 filter banks, 2 x 32 bytes (scalable to 4 x 16-bit) each, enabling various masking configurations, such as 12 filters for 29-bit ID or 48 filters for 11-bit ID.
- Filtering modes (mixable):
 - Mask mode permitting ID range filtering
 - ID list mode

Interrupt management

- Maskable interrupt
- Software-efficient mailbox mapping at a unique address space

26/125 DocID14395 Rev 15



5.10 Input/output specifications

The product features four I/O types:

- Standard I/O 2 MHz
- Fast I/O up to 10 MHz
- High sink 8 mA, 2 MHz
- True open drain (I²C interface)

To decrease EMI (electromagnetic interference), high sink I/Os have a limited maximum slew rate. The rise and fall times are similar to those of standard I/Os.

The analog inputs are equipped with a low leakage analog switch. Additionally, the schmitt-trigger input stage on the analog I/Os can be disabled in order to reduce the device standby consumption.

STM8A I/Os are designed to withstand current injection. For a negative injection current of 4 mA, the resulting leakage current in the adjacent input does not exceed 1 μ A. Thanks to this feature, external protection diodes against current injection are no longer required.

Caution:

In STM8AF5286UC device, the following I/O ports are not automatically configured by hardware: PA3, PA4, PA5, PA6, PF4, PB6, PB7, PE0, PE1, PE2, PE3, PE6, PE7. As a consequence, they must be put into one of the following configurations by software:

- configured as input with internal pull-up/down resistor,
- configured as output push-pull low.






Figure 4. LQFP 64-pin pinout

- 1. The CAN interface is only available on STM8AF52xx product lines.
- 2. HS stands for high sink capability.

Table 10. Legend/abbreviation for the pin description table

Туре	I= input, O	I= input, O = output, S = power supply				
Level	Input	CM = CMOS (standard for all I/Os)				
Level	Output	HS = high sink (8 mA)				
Output speed	O1 = Standard (up to 2 MHz) O2 = Fast (up to 10 MHz) O3 = Fast/slow programmability with slow as default state after reset O4 = Fast/slow programmability with fast as default state after reset					
Port and control	Input	float = floating, wpu = weak pull-up				
configuration	Output	T = true open drain, OD = open drain, PP = push pull				
Reset state	Bold X (pin state after reset release). Unless otherwise specified, the pin state is the same during the reset phase (i.e. "under reset") and after internal reset release (i.e. at reset state).					



Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description

	Pir	n nu	mber				lı	npu	t		Out	put		-	•	
LQFP80	LQFP64	LQFP48	STM8AF62xx LQFP32/VFQFPN32	STM8AF52x6 VFQFPN32	Pin name	Туре	Floating	Wpu	Ext. interrupt	High sink	Speed	ОО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
1	1	1	1	1	NRST	I/O	-	Х	-	-	-	-	-	Re	eset	-
2	2	2	2	2	PA1/OSCIN ⁽¹⁾	I/O	х	Х	-	-	01	Х	Х	Port A1	Resonator/ crystal in	-
3	3	3	3	3	PA2/OSCOUT	I/O	X	Х	Х	-	01	Х	Х	Port A2	Resonator/ crystal out	-
4	4	4	-	-	V _{SSIO_1}	S	-	-	•	-	-	-	-		ground	-
5	5	5	4	4	V _{SS}	S	-	-	-	-	-	-	-	_	ground	-
6	6	6	5	5	VCAP	S	-	-	-	-	-	-	-	1.8 V regulator capacitor		-
7	7	7	6	6	V_{DD}	S	-	-	-	-	-	-	-	Digital power supply		-
8	8	8	7	7	V _{DDIO_1}	S	-	-	-	-	-	-	-	I/O power supply		-
9	9	9	-	-	PA3/TIM2_CH3	I/O	X	Х	Х	-	01	Х	Х	Port A3	Timer 2 - channel 3	TIM3_CH1 [AFR1]
10	10	10	-	-	PA4/USART_RX	I/O	Х	Х	Х	-	О3	Х	Х	Port A4	USART receive	-
11	11	11	-	-	PA5/USART_TX	I/O	х	Х	Х	-	О3	Х	Х	Port A5	USART transmit	-
12	12	12	-	8	PA6/USART_CK	I/O	X	х	X	-	О3	х	х	Port A6	USART synchro nous clock	-
13	-	-	-	-	PH0	I/O	Х	Х	•	HS	О3	Х	Х	Port H0	ı	-
14	-	-	-	-	PH1	I/O	X	Х	-	HS	О3	Х	Х	Port H1	-	-
15	-	-	-	-	PH2	I/O	X	Х	-	-	01	Х	Х	Port H2	-	-
16	-	-	-	-	PH3	I/O	X	Х	-	-	01	Х	Х	Port H3	-	-
17	13	-	-	-	PF7/AIN15	I/O	X	Х	-	-	01	Х	Х	Port F7	Analog input 15	-
18	14	-	-	-	PF6/AIN14	I/O	Х	Х	-	-	01	Х	Х	Port F6	Analog input 14	-
19	15	-	-	-	PF5/AIN13	I/O	х	Х	-	-	01	Х	Х	Port F5	Analog input 13	-
20	16	-	8	-	PF4/AIN12	I/O	х	Х	-	-	01	Х	Х	Port F4	Analog input 12	-
21	17	-	-	-	PF3/AIN11	I/O	X	Х	-	ı	01	Х	Х	Port F3	Analog input 11	-



Low-speed internal RC oscillator (LSI)


Subject to general operating conditions for V_{DD} and T_{A} .

Table 34. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI}	Frequency	-	112	128	144	kHz
t _{su(LSI)}	LSI oscillator wakeup time	-	-	-	7 ⁽¹⁾	μs

^{1.} Guaranteed by characterization results, not tested in production.










Figure 25. Typical pull-up current I_{pu} vs V_{DD} @ four temperatures⁽¹⁾

1. The pull-up is a pure resistor (slope goes through 0).

Typical output level curves

Figure 26 to *Figure 35* show typical output level curves measured with output on a single pin.





76/125 DocID14395 Rev 15

10.3.11 10-bit ADC characteristics

Subject to general operating conditions for V_{DDA} , f_{MASTER} and T_A unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{ADC}	ADC clock frequency	-	111 kHz	-	4 MHz	kHz/MHz	
V _{DDA}	Analog supply	-	3	-	5.5		
V _{REF+}	Positive reference voltage	-	2.75	-	V_{DDA}		
V _{REF-}	Negative reference voltage	-	V_{SSA}	-	0.5	V	
		-	V_{SSA}	-	V_{DDA}	-	
V_{AIN}	Conversion voltage range ⁽¹⁾	Devices with external V _{REF+} /	V _{REF-}	-	V _{REF+}		
C _{samp}	Internal sample and hold capacitor	-	-	-	3	pF	
t _S ⁽¹⁾	Sampling time	f _{ADC} = 2 MHz	-	1.5	-		
is	(3 x 1/f _{ADC})	f _{ADC} = 4 MHz	-	0.75	-		
+.	Wakeup time from standby	f _{ADC} = 2 MHz	-	7	-		
t _{STAB}	wakeup time nom standby	f _{ADC} = 4 MHz	-	3.5	-	μs	
	Total conversion time including	f _{ADC} = 2 MHz	-	7	-		
t _{CONV}	sampling time (14 x 1/f _{ADC})	f _{ADC} = 4 MHz	-	3.5	-		
R _{switch}	Equivalent switch resistance	-	-	-	30	kΩ	

Table 43. ADC characteristics

During the sample time, the sampling capacitance, C_{samp} (3 pF typ), can be charged/discharged by the
external source. The internal resistance of the analog source must allow the capacitance to reach its final
voltage level within t_S. After the end of the sample time t_S, changes of the analog input voltage have no
effect on the conversion result.




Figure 43. Typical application with ADC

1. Legend: R_{AIN} = external resistance, C_{AIN} = capacitors, C_{samp} = internal sample and hold capacitor.

10.3.12 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

Functional EMS (electromagnetic susceptibility)

While executing a simple application (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be recovered by applying a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 45. EMS data


Symbol	Parameter	Conditions	Level/class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3$ V, T_{A} = 25 °C, $f_{MASTER} = 16$ MHz (HSI clock), Conforms to IEC 1000-4-2	3/B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	$V_{DD}{=}~3.3~\textrm{V, T}_{\textrm{A}}{=}~25~\textrm{°C,}$ $f_{\textrm{MASTER}}{=}~16~\textrm{MHz (HSI clock),}$ $\textrm{Conforms to IEC 1000-4-4}$	4/A



Package information 11

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

LQFP80 package information 11.1



1. Drawing is not to scale.






Figure 46. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

57

11.3 LQFP48 package information




Figure 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 59. VFQFPN32 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's quality department must be contacted to run a qualification activity prior to any decision to
use these engineering samples.



13.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST visual develop (STVD) IDE and the ST visual programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8.

13.2.1 STM8 toolset

The STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at www.st.com. This package includes:

ST visual develop

Full-featured integrated development environment from STMicroelectronics, featuring:

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

ST visual programmer (STVP)

Easy-to-use, unlimited graphical interface allowing read, write and verification of the STM8A microcontroller's Flash memory. STVP also offers project mode for saving programming configurations and automating programming sequences.

13.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of the application directly from an easy-to-use graphical interface. Available toolchains include:

C compiler for STM8

All compilers are available in free version with a limited code size depending on the compiler. For more information, refer to www.cosmic-software.com, www.raisonance.com, and www.iar.com.

STM8 assembler linker

Free assembly toolchain included in the STM8 toolset, which allows users to assemble and link their application source code.

14 Revision history

Table 55. Document revision history

Date	Revision	Changes
31-Jan-2008	1	Initial release
22-Aug-2008	2	Added 'H' products to the datasheet (Flash no EEPROM). Section: Features on cover page: Updated Memories, Reset and supply management, Communication interfaces and I/Os; reduced wakeup pins by 1. Table 1: Device summary: Removed STM8AF6168, STM8AF6148, STM8AF6166, STM8AF6146, STM8AF5166, STM8AF5176, and STM8AF5166. Section 1: Introduction, Section 5: Product overview, Section 9: Option bytes, Section 6.2: Alternate function remapping, Table 21: Current characteristics: Updated reference documentation: RM0009, PM0047, and UM0470. Section 2: Description: added information about peak performance. Section 3: Product line-up: Removed STM8A common features table. Table 4: Peripheral clock gating bits (CLK_PCKENR1): Removed STM8AF5186T, STM8AF5176T, STM8AF5168T, and STM8AF5186T, STM8AF5176T, STM8AF5168T, and STM8AF6168T, STM8AF5166T, STM8AF6148T, and STM8AF6168T, STM8AF6166T, STM8AF6148T, and STM8AF6146T. Section 5: Peripheral clock gating bits (CLK_PCKENR2): Removed STM8AF6146T. Section 5: 5: Peripheral clock gating bits (CLK_PCKENR2): Removed STM8AF6146T. Section 5: 5: Set kHz low-speed internal RC oscillator (LSI): Major modification, TMU included. Section 5: 5: 2: 16 MHz high-speed internal RC oscillator (LSI): User trimming updated. Section 5: 5: External clock input: Maximum frequency conditional 32 Kbyte/128 Kbyte. Section 5: 5: External clock input: Maximum frequency conditional 32 Kbyte/128 Kbyte. Section 5: 8: Analog to digital converter (ADC): Scan for 128 Kbyte removed. Section 5: 8: Analog to digital converter (ADC): Scan for 128 Kbyte removed. Section 5: 8: Analog to digital converter (ADC): Scan for 128 Kbyte removed. Section 5: 9: Communication interfaces, Section 5: 9:3: Serial peripheral interface (SPI): SPI 10 Mb/s. Figure 3: LQFP 80-pin pinout, Figure 4: LQFP 64-pin pinout, Figure 6: STM8AF62xx LQFP/VFQFPN 32-pin pinout. Amended footnote 1. Table 12: Memory model 128K: HS output changed from 20 mA to 8 mA. Section 7: 3: Supply current characteristics Note on typical/WC values adde



Table 55. Document revision history (continued)

Date	Revision	Changes
16-Sep-2008	3	Replaced the salestype 'STM8H61xx' with 'STM8AH61xx on the first page. Added 'part numbers' to heading rows of <i>Table 1: Device summary</i> . Updated the 80-pin package silhouette on cover page in line with POA 0062342-revD. <i>Table 18</i> : Renamed 'TMU key registers 0-7 [7:0]' as 'TMU key registers 1-8 [7:0]' <i>Section 9</i> : Updated introductory text concerning option bytes which do not need to be saved in a complementary form. <i>Table 18</i> : Renamed the option bits 'TMU[0:3]', 'NTMU[0:3]', and 'TMU_KEY 0-7 [7:0]' as 'TMU[3:0]', 'NTMU[3:0]', and 'TMU_KEY 1-8 [7:0]' respectively. <i>Table 21</i> : Updated values of option byte 5 (HSECNT[7:0]); inverted the description of option byte 6 (TMU[3:0]); renamed option bytes 8 to 15 'TMU_KEY 0-7 [7:0]', as 'TMU_KEY 1-8 [7:0]'. Updated 80-pin package information in line with POA 0062342-revD in <i>Figure 45</i> and <i>Table 53</i> .
01-Jul-2009	4	Added 'STM8AH61xx' and 'STM8AH51xx to document header. Updated : Features on page 1 (memories, timers, operating temperature, ADC and I/Os). Updated Table 1: Device summary Updated Kbyte value of program memory in Section: Introduction Changed the first two lines from the top in Section: Description. Updated Figure 1: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax block diagram Updated Section 5: Product overview In Figure 5: LQFP 48-pin pinout, added USART function to pins 10, 11, and 12; added CAN Tx and CAN Rx functions to pins 35 and 36 respectively. Section 6: Pinouts and pin description: deleted the text below the Table 10: Legend/abbreviation for the pin description table Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description: 68th, 69th pin (LQFP80): replaced X with a dash for PP output and Added a table footnote. Updated Figure 8: Register and memory map. Table 12: Memory model 128K: updated footnote Deleted the Table: Stack and RAM partitioning Table 17: STM8A interrupt table: Updated priorities 13, 15, 17, 20 and 24 and changed table footnote Updated Section 7: Memory and register map Updated Table: Data memory, Table: I/O static characteristics, and Table 39: NRST pin characteristics. Section 10.1.1: Minimum and maximum values: added ambient temperature T _A = -40 °C Updated Table 20: Voltage characteristics. Updated Table 21: Current characteristics. Updated Table 22: Thermal characteristics. Updated Table 24: General operating conditions.

