

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	68
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af62aatcx

10.3.5	Memory characteristics	72
10.3.6	I/O port pin characteristics	74
10.3.7	Reset pin characteristics	78
10.3.8	TIM 1, 2, 3, and 4 electrical specifications	80
10.3.9	SPI interface	81
10.3.10	I ² C interface characteristics	84
10.3.11	10-bit ADC characteristics	85
10.3.12	EMC characteristics	87
11	Package information	90
11.1	LQFP80 package information	90
11.2	LQFP64 package information	94
11.3	LQFP48 package information	97
11.4	LQFP32 package information	101
11.5	VFQFPN32 package information	105
11.6	Thermal characteristics	109
11.6.1	Reference document	109
11.6.2	Selecting the product temperature range	110
12	Ordering information	111
13	STM8 development tools	112
13.1	Emulation and in-circuit debugging tools	112
13.1.1	STice key features	112
13.2	Software tools	113
13.2.1	STM8 toolset	113
13.2.2	C and assembly toolchains	113
13.3	Programming tools	114
14	Revision history	115

Table 47.	ESD absolute maximum ratings	88
Table 48.	Electrical sensitivities	89
Table 49.	LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package mechanical data	91
Table 50.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data	94
Table 51.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data	98
Table 52.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	102
Table 53.	VFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package mechanical data	106
Table 54.	Thermal characteristics	109
Table 55.	Document revision history	115

5.10 Input/output specifications

The product features four I/O types:

- Standard I/O 2 MHz
- Fast I/O up to 10 MHz
- High sink 8 mA, 2 MHz
- True open drain (I^2C interface)

To decrease EMI (electromagnetic interference), high sink I/Os have a limited maximum slew rate. The rise and fall times are similar to those of standard I/Os.

The analog inputs are equipped with a low leakage analog switch. Additionally, the schmitt-trigger input stage on the analog I/Os can be disabled in order to reduce the device standby consumption.


STM8A I/Os are designed to withstand current injection. For a negative injection current of 4 mA, the resulting leakage current in the adjacent input does not exceed 1 μA . Thanks to this feature, external protection diodes against current injection are no longer required.

Caution: In STM8AF5286UC device, the following I/O ports are not automatically configured by hardware: PA3, PA4, PA5, PA6, PF4, PB6, PB7, PE0, PE1, PE2, PE3, PE6, PE7. As a consequence, they must be put into one of the following configurations by software:
- configured as input with internal pull-up/down resistor,
- configured as output push-pull low.

6 Pinouts and pin description


6.1 Package pinouts

Figure 3. LQFP 80-pin pinout



1. The CAN interface is only available on STM8AF52xx product lines.
2. (HS) stands for high sink capability.

Figure 4. LQFP 64-pin pinout



1. The CAN interface is only available on STM8AF52xx product lines.
 2. HS stands for high sink capability.

Table 14. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 50C3	CLK	CLK_CMSR	Clock master status register	0xE1
0x00 50C4		CLK_SWR	Clock master switch register	0xE1
0x00 50C5		CLK_SWCR	Clock switch control register	0XX
0x00 50C6		CLK_CKDIVR	Clock divider register	0x18
0x00 50C7		CLK_PCKENR1	Peripheral clock gating register 1	0xFF
0x00 50C8		CLK_CSSR	Clock security system register	0x00
0x00 50C9		CLK_CCOR	Configurable clock control register	0x00
0x00 50CA		CLK_PCKENR2	Peripheral clock gating register 2	0xFF
0x00 50CB		Reserved area (1 byte)		
0x00 50CC		CLK_HSITRIMR	HSI clock calibration trimming register	0x00
0x00 50CD		CLK_SWIMCCR	SWIM clock control register	0bXXXX XXX0
0x00 50CE to 0x00 50D0		Reserved area (3 bytes)		
0x00 50D1	WWDG	WWDG_CR	WWDG control register	0x7F
0x00 50D2		WWDG_WR	WWDR window register	0x7F
0x00 50D3 to 0x00 50DF		Reserved area (13 bytes)		
0x00 50E0	IWDG	IWDG_KR	IWDG key register	0XX ⁽²⁾
0x00 50E1		IWDG_PR	IWDG prescaler register	0x00
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF
0x00 50E3 to 0x00 50EF		Reserved area (13 bytes)		
0x00 50F0	AWU	AWU_CSR1	AWU control/status register 1	0x00
0x00 50F1		AWU_APR	AWU asynchronous prescaler buffer register	0x3F
0x00 50F2		AWU_TBR	AWU timebase selection register	0x00
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F
0x00 50F4 to 0x00 50FF	Reserved area (12 bytes)			

Table 14. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5200	SPI	SPI_CR1	SPI control register 1	0x00
0x00 5201		SPI_CR2	SPI control register 2	0x00
0x00 5202		SPI_ICR	SPI interrupt control register	0x00
0x00 5203		SPI_SR	SPI status register	0x02
0x00 5204		SPI_DR	SPI data register	0x00
0x00 5205		SPI_CRCPR	SPI CRC polynomial register	0x07
0x00 5206		SPI_RXCRCR	SPI Rx CRC register	0xFF
0x00 5207		SPI_TXCRCR	SPI Tx CRC register	0xFF
0x00 5208 to 0x00 520F		Reserved area (8 bytes)		
0x00 5210	I2C	I2C_CR1	I2C control register 1	0x00
0x00 5211		I2C_CR2	I2C control register 2	0x00
0x00 5212		I2C_FREQR	I2C frequency register	0x00
0x00 5213		I2C_OARL	I2C own address register low	0x00
0x00 5214		I2C_OARH	I2C own address register high	0x00
0x00 5215				
0x00 5216		I2C_DR	I2C data register	0x00
0x00 5217		I2C_SR1	I2C status register 1	0x00
0x00 5218		I2C_SR2	I2C status register 2	0x00
0x00 5219		I2C_SR3	I2C status register 3	0x00
0x00 521A		I2C_ITR	I2C interrupt control register	0x00
0x00 521B		I2C_CCRL	I2C clock control register low	0x00
0x00 521C		I2C_CCRH	I2C clock control register high	0x00
0x00 521D		I2C_TRISER	I2C TRISE register	0x02
0x00 521E to 0x00 522F	Reserved area (18 bytes)			

Table 18. Option bytes (continued)

Addr.	Option name	Option byte no.	Option bits								Factory default setting
			7	6	5	4	3	2	1	0	
0x00 480B	TMU	OPT6	TMU[3:0]								0x00
0x00 480C		NOPT6	NTMU[3:0]								0xFF
0x00 480D	Flash wait states	OPT7	Reserved						WAIT STATE	0x00	
0x00 480E		NOPT7	Reserved						NWAIT STATE	0xFF	
0x00 480F			Reserved								
0x00 4810	TMU	OPT8	TMU_KEY 1 [7:0]								0x00
0x00 4811		OPT9	TMU_KEY 2 [7:0]								0x00
0x00 4812		OPT10	TMU_KEY 3 [7:0]								0x00
0x00 4813		OPT11	TMU_KEY 4 [7:0]								0x00
0x00 4814		OPT12	TMU_KEY 5 [7:0]								0x00
0x00 4815		OPT13	TMU_KEY 6 [7:0]								0x00
0x00 4816		OPT14	TMU_KEY 7 [7:0]								0x00
0x00 4817		OPT15	TMU_KEY 8 [7:0]								0x00
0x00 4818		OPT16	TMU_MAXATT [7:0]								0xC7
0x00 4819 to 487D			Reserved								
0x00 487E	Boot-loader ⁽¹⁾	OPT17	BL [7:0]								0x00
0x00 487F		NOPT17	NBL [7:0]								0xFF

1. This option consists of two bytes that must have a complementary value in order to be valid. If the option is invalid, it has no effect on EMC reset.

Table 21. Current characteristics

Symbol	Ratings	Max.	Unit
I_{VDDIO}	Total current into V_{DDIO} power lines (source) ⁽¹⁾⁽²⁾⁽³⁾	100	mA
I_{VSSIO}	Total current out of V_{SS} IO ground lines (sink) ⁽¹⁾⁽²⁾⁽³⁾	100	
I_{IO}	Output current sunk by any I/O and control pin	20	
	Output current source by any I/Os and control pin	-20	
$I_{INJ(PIN)}^{(4)}$	Injected current on any pin	± 10	
$I_{INJ(TOT)}$	Sum of injected currents	50	

1. All power (V_{DD} , V_{DDIO} , V_{DDA}) and ground (V_{SS} , V_{SSIO} , V_{SSA}) pins must always be connected to the external supply.
2. The total limit applies to the sum of operation and injected currents.
3. V_{DDIO} includes the sum of the positive injection currents. V_{SSIO} includes the sum of the negative injection currents.
4. This condition is implicitly insured if VIN maximum is respected. If VIN maximum cannot be respected, the injection current must be limited externally to the $I_{INJ(PIN)}$ value. A positive injection is induced by $VIN > VDD$ while a negative injection is induced by $VIN < VSS$. For true open-drain pads, there is no positive injection current allowed and the corresponding VIN maximum must always be respected.

Table 22. Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	-65 to 150	°C
T_J	Maximum junction temperature	160	

Table 23. Operating lifetime⁽¹⁾

Symbol	Ratings	Value	Unit
OLF	Conforming to AEC-Q100 rev G	-40 to 125 °C	Grade 1
		-40 to 150 °C	Grade 0

1. For detailed mission profile analysis, please contact the nearest ST Sales Office.

Table 26. Total current consumption in Run, Wait and Slow mode. General conditions for V_{DD} apply, $T_A = -40^\circ\text{C}$ to 150°C

Symbol	Parameter	Conditions	Typ	Max	Unit
$I_{DD(\text{RUN})}^{(1)}$	Supply current in Run mode	All peripherals clocked, code executed from Flash program memory, HSE external clock (without resonator)	$f_{\text{CPU}} = 24 \text{ MHz}$ 1 ws	8.7	16.8 ⁽²⁾
			$f_{\text{CPU}} = 16 \text{ MHz}$	7.4	14
			$f_{\text{CPU}} = 8 \text{ MHz}$	4.0	7.4 ⁽²⁾
			$f_{\text{CPU}} = 4 \text{ MHz}$	2.4	4.1 ⁽²⁾
			$f_{\text{CPU}} = 2 \text{ MHz}$	1.5	2.5
$I_{DD(\text{RUN})}^{(1)}$	Supply current in Run mode	All peripherals clocked, code executed from RAM, HSE external clock (without resonator)	$f_{\text{CPU}} = 24 \text{ MHz}$	4.4	6.0 ⁽²⁾
			$f_{\text{CPU}} = 16 \text{ MHz}$	3.7	5.0
			$f_{\text{CPU}} = 8 \text{ MHz}$	2.2	3.0 ⁽²⁾
			$f_{\text{CPU}} = 4 \text{ MHz}$	1.4	2.0 ⁽²⁾
			$f_{\text{CPU}} = 2 \text{ MHz}$	1.0	1.5
$I_{DD(\text{WFI})}^{(1)}$	Supply current in Wait mode	CPU stopped, all peripherals off, HSE external clock	$f_{\text{CPU}} = 24 \text{ MHz}$	2.4	3.1 ⁽²⁾
			$f_{\text{CPU}} = 16 \text{ MHz}$	1.65	2.5
			$f_{\text{CPU}} = 8 \text{ MHz}$	1.15	1.9 ⁽²⁾
			$f_{\text{CPU}} = 4 \text{ MHz}$	0.90	1.6 ⁽²⁾
			$f_{\text{CPU}} = 2 \text{ MHz}$	0.80	1.5
$I_{DD(\text{SLOW})}^{(1)}$	Supply current in Slow mode	f_{CPU} scaled down, all peripherals off, code executed from RAM	External clock 16 MHz $f_{\text{CPU}} = 125 \text{ kHz}$	1.50	1.95
			LSI internal RC $f_{\text{CPU}} = 128 \text{ kHz}$	1.50	1.80 ⁽²⁾

1. The current due to I/O utilization is not taken into account in these values.


2. Guaranteed by design, not tested in production.

Table 32. HSE oscillator characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_F	Feedback resistor	-	-	220	-	kΩ
$C_{L1}/C_{L2}^{(1)}$	Recommended load capacitance	-	-	-	20	pF
g_m	Oscillator trans conductance	-	5	-	-	mA/V
$t_{SU(HSE)}^{(2)}$	Startup time	V_{DD} is stabilized	-	2.8	-	ms

- The oscillator needs two load capacitors, C_{L1} and C_{L2} , to act as load for the crystal. The total load capacitance (C_{Load}) is $(C_{L1} * C_{L2})/(C_{L1} + C_{L2})$. If $C_{L1} = C_{L2}$, $C_{load} = C_{L1/2}$. Some oscillators have built-in load capacitors, C_{L1} and C_{L2} .
- This value is the startup time, measured from the moment it is enabled (by software) until a stabilized 24 MHz oscillation is reached. It can vary with the crystal type that is used.

Figure 20. HSE oscillator circuit diagram



HSE oscillator critical g_m formula

The crystal characteristics have to be checked with the following formula:

Equation 1

$$g_m \gg g_{mcrit}$$

where g_{mcrit} can be calculated with the crystal parameters as follows:

Equation 2

$$g_{mcrit} = (2 \times \pi \times f_{HSE})^2 \times R_m (2C_0 + C)^2$$

R_m : Notional resistance (see crystal specification)

L_m : Notional inductance (see crystal specification)

C_m : Notional capacitance (see crystal specification)

C_0 : Shunt capacitance (see crystal specification)

$C_{L1} = C_{L2} = C$: Grounded external capacitance

2. Guaranteed by design.
3. Guaranteed by characterization results, not tested in production.





Figure 23. Typical V_{IL} and V_{IH} vs V_{DD} @ four temperatures**Figure 24. Typical pull-up resistance R_{PU} vs V_{DD} @ four temperatures**

Figure 25. Typical pull-up current I_{PU} vs V_{DD} @ four temperatures⁽¹⁾

1. The pull-up is a pure resistor (slope goes through 0).

Typical output level curves

Figure 26 to *Figure 35* show typical output level curves measured with output on a single pin.




11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

11.1 LQFP80 package information

Figure 45. LQFP80 - 80-pin, 14 x 14 mm low-profile quad flat package outline




1. Drawing is not to scale.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 50. LQFP64 marking example (package top view)



MS38334V1


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

Table 53. VFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	0.800	0.900	1.000	0.0315	0.0354	0.0394
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.200	-	-	0.0079	-
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D2	3.500	3.600	3.700	0.1378	0.1417	0.1457
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E2	3.500	3.600	3.700	0.1378	0.1417	0.1457
e	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 58. VFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

11.6 Thermal characteristics

In case the maximum chip junction temperature (T_{Jmax}) specified in [Table 24: General operating conditions](#) is exceeded, the functionality of the device cannot be guaranteed.

T_{Jmax} , in degrees Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

where:

T_{Amax} is the maximum ambient temperature in °C

Θ_{JA} is the package junction-to-ambient thermal resistance in °C/W

P_{Dmax} is the sum of P_{INTmax} and $P_{I/Omax}$ ($P_{Dmax} = P_{INTmax} + P_{I/Omax}$)

P_{INTmax} is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

$P_{I/Omax}$ represents the maximum power dissipation on output pins

where:

$$P_{I/Omax} = \sum (V_{OL} * I_{OL}) + \sum ((V_{DD} - V_{OH}) * I_{OH})$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low- and high-level in the application.

Table 54. Thermal characteristics⁽¹⁾

Symbol	Parameter	Value	Unit
Θ_{JA}	Thermal resistance junction-ambient LQFP 80 - 14 x 14 mm	38	°C/W
	Thermal resistance junction-ambient LQFP 64 - 10 x 10 mm	46	
	Thermal resistance junction-ambient LQFP 48 - 7 x 7 mm	57	
	Thermal resistance junction-ambient LQFP 32 - 7 x 7 mm	59	
	Thermal resistance junction-ambient VFQFPN 32 - 5 x 5 mm	25	

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

11.6.1 Reference document

JESD51-2 integrated circuits thermal test method environment conditions - natural convection (still air). Available from www.jedec.org.

11.6.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code (see [Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1 on page 111](#)).

The following example shows how to calculate the temperature range needed for a given application.

Assuming the following application conditions:

- Maximum ambient temperature $T_{Amax} = 82^\circ\text{C}$ (measured according to JESD51-2)
- $I_{DDmax} = 8 \text{ mA}$
- $V_{DD} = 5 \text{ V}$
- maximum 20 I/Os used at the same time in output at low-level with $I_{OL} = 8 \text{ mA}$
- $V_{OL} = 0.4 \text{ V}$

$$P_{INTmax} = 8 \text{ mA} \times 5 \text{ V} = 400 \text{ mW}$$

$$P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$$

This gives:

$$P_{INTmax} = 400 \text{ mW} \text{ and } P_{IOmax} = 64 \text{ mW}$$

$$P_{Dmax} = 400 \text{ mW} + 64 \text{ mW}$$

Thus:

$$P_{Dmax} = 464 \text{ mW.}$$

Using the values obtained in [Table 54: Thermal characteristics](#) T_{Jmax} is calculated as follows:

For LQFP64 46 °C/W

$$T_{jmax} = 82^\circ\text{C} + (46^\circ\text{C/W} \times 464 \text{ mW}) = 82^\circ\text{C} + 21^\circ\text{C} = 103^\circ\text{C}$$

This is within the range of the suffix C version parts ($-40^\circ\text{C} < T_j < 125^\circ\text{C}$).

Parts must be ordered at least with the temperature range suffix C.

Table 55. Document revision history (continued)

Date	Revision	Changes
30-Jan-2011	8	<p>Modified references to reference manual, and Flash programming manual in the whole document.</p> <p>Added reference to AEC Q100 standard on cover page.</p> <p>Renamed timer types as follows:</p> <ul style="list-style-type: none"> – Auto-reload timer to general purpose timer – Multipurpose timer to advanced control timer – System timer to basic timer <p>Introduced concept of high density Flash program memory.</p> <p>Updated the number of I/Os for devices in 80-, 64-, and 48-pin packages in <i>Table: STM8AF52xx product line-up with CAN</i>, <i>Table: STM8AF62xx product line-up without CAN</i>, <i>Table: STM8AF/H/P51xx product line-up with CAN</i>, and <i>Table: STM8AF/H/P61xx product line-up without CAN</i>.</p> <p>Added TMU brief description in <i>Section 5.4: Flash program and data EEPROM</i>, updated TMU_MAXATT description in <i>Table 19: Option byte description</i>, and TMU_MA Watt reset value in <i>Table 18: Option bytes</i>.</p> <p>Updated clock sources in <i>Section 5.5.1: Features</i>.</p> <p>Added <i>Table 4: Peripheral clock gating bits (CLK_PCKENR1)</i>.</p> <p>Added calibration using TIM3 in <i>Section 5.7.2: Auto-wakeup counter</i>.</p> <p>Added <i>Table 8: ADC naming</i> and <i>Table 9: Communication peripheral naming correspondence</i>.</p> <p>Updated SPI data rate to $f_{MASTER}/2$ in <i>Section 5.9.3: Serial peripheral interface (SPI)</i>.</p> <p>Added reset state in <i>Table 10: Legend/abbreviation for the pin description table</i>.</p> <p><i>Table: STM8A microcontroller family pin description</i>: modified footnotes related to PD1/SWIM, corrected wpu input for PE1 and PE2, and renamed TIMn_CCx and TIMn_NCCx to TIMn_CHx and TIMn_CHxN, respectively.</p> <p><i>Section: Register map</i>: Removed CAN register CLK_CANCCR. Removed I2C_PECR register.</p> <p>Added <i>footnote</i> for Px_IDR registers in <i>Table 13: I/O port hardware register map</i>. Updated register reset values for Px_IDR and PD_CR1 registers.</p> <p>Replaced tables describing register maps and reset values for non-volatile memory, global configuration, reset status, TMU, clock controller, interrupt controller, timers, communication interfaces, and ADC, by <i>Table 14: General hardware register map</i>. Added debug module register map</p> <p>Renamed Fast Active Halt mode to Active-halt mode with regulator on, and Slow Active Halt mode to Active-halt mode with regulator off, updated <i>Section 5.6: Low-power operating modes</i>, and <i>Table 27: Total current consumption in Halt and Active-halt modes. General conditions for VDD applied. TA = -40 °C to 55 °C unless otherwise stated</i>. $I_{DD(FAH)}$ and $I_{DD(SAH)}$ renamed $I_{DD(AH)}$; $t_{WU(FAH)}$ and $t_{WU(SAH)}$ renamed $t_{WU(AH)}$.</p>