

### Welcome to <u>E-XFL.COM</u>

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

·XFI

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	21
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104afasp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 1.3.10 100-pin products

• 100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)



Note Mounted on the 384 KB or more code flash memory products.

- Caution 1. Make EVsso, EVss1 pins the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}).$
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the Vss, EVss0 and EVss1 pins to separate ground lines.
- **Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

RENESAS

# 1.5 Block Diagram

## 1.5.1 30-pin products



Note Mounted on the 96 KB or more code flash memory products.



10	$(\alpha)$
12	121
×۲	

		30-pin	32-pin	36-pin	40-pin			
ľ	tem	R5F104Ax	R5F104Bx	R5F104Cx	R5F104Ex			
		(x = F, G)	(x = F, G)	(x = F, G)	(x = F  to  H)			
Clock output/buzzer	output	2	2	2	2			
		<ul> <li>[30-pin, 32-pin, 36-pin property of the system clock: fma</li> <li>2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fma</li> <li>2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fma</li> <li>256 Hz, 512 Hz, 1.024 (Subsystem clock: fsub</li> </ul>	<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>[40-pin products]</li> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsuB = 32.768 kHz operation)</li> </ul>					
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels			
D/A converter		1 channel 2 channels						
Comparator		2 channels						
Serial interface		<ul> <li>[30-pin, 32-pin products]</li> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>[36-pin, 40-pin products]</li> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 2 channel</li> <li>CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> </ul>						
	I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel			
Data transfer contro	ller (DTC)	30 sources			31 sources			
Event link controller	(ELC)	Event input: 21 Event trigger output: 8	Event input: 21, Ev	vent trigger output: 9	Event input: 22 Event trigger output: 9			
Vectored interrupt	Internal	24	24	24	24			
sources	External	6	6	6	7			
Key interrupt		-	-	-	4			
Reset		Reset by RESET pin     Internal reset by watchdog timer     Internal reset by power-on-reset     Internal reset by voltage detector     Internal reset by illegal instruction execution Note     Internal reset by RAM parity error						
Power-on-reset circu	uit	• Power-on-reset: $1.51 \pm 0.04 \text{ V} (\text{Ta} = -40 \text{ to } +85^{\circ}\text{C})$ $1.51 \pm 0.06 \text{ V} (\text{Ta} = -40 \text{ to } +105^{\circ}\text{C})$ • Power-down-reset: $1.50 \pm 0.04 \text{ V} (\text{Ta} = -40 \text{ to } +85^{\circ}\text{C})$ $1.50 \pm 0.06 \text{ V} (\text{Ta} = -40 \text{ to } +105^{\circ}\text{C})$						
Voltage detector		1.63 V to 4.06 V (14 stag	es)					
On-chip debug funct	lion	Provided						
Power supply voltag	e	$V_{DD} = 1.6 \text{ to } 5.5 \text{ V} (T_A = -40 \text{ to } +85^{\circ}\text{C})$ $V_{DD} = 2.4 \text{ to } 5.5 \text{ V} (T_A = -40 \text{ to } +105^{\circ}\text{C})$						
Operating ambient t	emperature	$T_A = -40$ to +85°C (A: Co $T_A = -40$ to +105°C (G: In	nsumer applications, D: In dustrial applications)	dustrial applications),				

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.



[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 16 KB to 64 KB)]

# Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

					(1/2)			
		44-pin	48-pin	52-pin	64-pin			
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = A, C to E)	(x = A, C to E)	(x = C to E)	(x = C  to  E)			
Code flash me	mory (KB)	16 to 64	16 to 64	32 to 64	32 to 64			
Data flash men	nory (KB)	4	4	4	4			
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	4 to 5.5 Note	4 to 5.5 Note			
Address space		1 MB						
Main system	High-speed system	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)						
clock	clock	HS (high-speed main) mode: 1 to 20 MHz ( $VDD = 2.7$ to 5.5 V),						
		HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V),						
		LS (low-speed main) m	node: 1 to 8 MHz (Vc	D = 1.8  to  5.5  V),				
		LV (low-voltage main)	mode: 1 to 4 MHz (VD	D = 1.6  to  5.5  V				
	High-speed on-chip	HS (high-speed main)	mode: 1 to 32 MHz (V	DD = 2.7 to 5.5 V),				
	oscillator clock (fiH)	HS (high-speed main)	mode: 1 to 16 MHz (V	DD = 2.4  to  5.5  V),				
		LS (low-speed main) m	node: 1 to 8 MHz (VD	D = 1.8 to 5.5 V),				
		LV (low-voltage main)	mode: 1 to 4 MHz (VD	D = 1.6 to 5.5 V)				
Subsystem clo	ck	XT1 (crystal) oscillation	n, external subsystem o	clock input (EXCLKS) 3	2.768 kHz			
Low-speed on-	chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V						
General-purpos	se register	8 bits $\times$ 32 registers (8	bits $\times$ 8 registers $\times$ 4 ba	anks)				
Minimum instruction execution time		0.03125 μs (High-spee	ed on-chip oscillator clo	ck: fiн = 32 MHz operat	ion)			
		0.05 μs (High-speed sy	ystem clock: fmx = 20 N	1Hz operation)				
		30.5 µs (Subsystem cl	ock: fsuв = 32.768 kHz	operation)				
Instruction set		Data transfer (8/16 b	its)					
		Adder and subtractor/logical operation (8/16 bits)						
		• Multiplication (8 bits $\times$ 8 bits, 16 bits $\times$ 16 bits), Division (16 bits $\div$ 16 bits, 32 bits $\div$ 32 bits)						
		<ul> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Poteto barrel shift and bit manipulation (Set reset test and Poslean aperation) at</li> </ul>						
I/O port	Total				58			
		40			49			
		5	5	5	48			
		5		1	1			
		_	1	1	1			
	(6 V tolerance)	4	4	4	4			
Timer	16-bit timer	8 channels						
		(TAU: 4 channels, Time	er RJ: 1 channel, Timer	RD: 2 channels, Timer	RG: 1 channel)			
	Watchdog timer	1 channel						
	Real-time clock (RTC)	1 channel						
	12-bit interval timer	1 channel						
	Timer output	Timer outputs: 13 channels						
		PWM outputs: 9 channels						
	RTC output	1 • 1 Hz (subsystem closed)	ск: fsuв = 32.768 kHz)					
		1						

(Note is listed on the next page.)

RENESAS

[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

# Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

			(1/2)				
		80-pin	100-pin				
	Item	R5F104Mx	R5F104Px				
		(x = K, L)	(x = K, L)				
Code flash mer	mory (KB)	384 to 512	384 to 512				
Data flash mem	nory (KB)	8	8				
RAM (KB)		32 to 48 <sup>Note</sup>	32 to 48 Note				
Address space		1 MB					
Main system	High-speed system	X1 (crystal/ceramic) oscillation, external main	system clock input (EXCLK)				
clock	clock	HS (high-speed main) mode: 1 to 20 MHz ( $VDD = 2.7$ to 5.5 V),					
		HS (high-speed main) mode: 1 to 16 MHz (\	/DD = 2.4 to 5.5 V),				
		LS (low-speed main) mode: 1 to 8 MHz (Vt	DD = 1.8  to  5.5  V),				
		LV (low-voltage main) mode: 1 to 4 MHz (Vt	DD = 1.6  to  5.5  V				
	High-speed on-chip	HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V),					
	oscillator clock (fiH)	HS (high-speed main) mode: 1 to 16 MHz ( $VDD = 2.4$ to 5.5 V),					
		LS (low-speed main) mode: 1 to 8 MHz (Vt	DD = 1.8  to  5.5  V),				
		LV (low-voltage main) mode: 1 to 4 MHz (V	DD = 1.6 to 5.5 V)				
Subsystem clock		XT1 (crystal) oscillation, external subsystem c	lock input (EXCLKS) 32.768 kHz				
Low-speed on-o	chip oscillator clock	15 KHz (TYP.): VDD = 1.6 to 5.5 V					
General-purpos	se register	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 ba	inks)				
Minimum instru	ction execution time	$0.03125 \ \mu s$ (High-speed on-chip oscillator closed)	ck: fiн = 32 MHz operation)				
		0.05 $\mu$ s (High-speed system clock: fmx = 20 M	IHz operation)				
		30.5 $\mu$ s (Subsystem clock: fsub = 32.768 kHz	operation)				
Instruction set		Data transfer (8/16 bits)					
		Adder and subtractor/logical operation (8/16	bits)				
		• Multiplication (8 bits $\times$ 8 bits, 16 bits $\times$ 16 bits), Division (16 bits $\div$ 16 bits, 32 bits $\div$ 32 bits)					
		• Multiplication and Accumulation (16 bits × 16 bits + 32 bits)					
		• Rotate, barrel shift, and bit manipulation (Se	t, reset, test, and Boolean operation), etc.				
I/O port	Total	74	92				
	CMOS I/O	64	82				
	CMOS input	5	5				
	CMOS output	1	1				
	N-ch open-drain I/O (6 V tolerance)	4	4				
Timer	16-bit timer	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer	RD: 2 channels, Timer RG: 1 channel)				
	Watchdog timer	1 channel					
	Real-time clock	1 channel					
	(RTC)						
	12-bit interval timer	1 channel					
	Timer output	Timer outputs: 18 channels					
		PWM outputs: 12 channels					
	RTC output	1 • 1 Hz (subsystem clock: fs∪B = 32.768 kHz)					
	1						

Note

In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

### (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +85°C	, 1.6 V $\leq$ EVDD0 =	$\textbf{EVDD1} \leq \textbf{VDD} \leq \textbf{5.5}$	V, VSS = EVSS0 =	= EVSS1 = 0 V)
--------------------	------------------------	--	------------------	----------------

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	Vdd = 5.0 V		2.6		mA
current		ing mode	mode Note 5	fiн = 32 MHz Note 3	operation	Vdd = 3.0 V		2.6		
Note 1				fносо = 32 MHz,	Basic	Vdd = 5.0 V		2.3		
				fiн = 32 MHz <sup>Note 3</sup>	operation	VDD = 3.0 V		2.3		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.4	10.2	mA
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.4	10.2	
				fносо = 32 MHz,	Normal	VDD = 5.0 V		5.0	9.6	
				fiн = 32 MHz Note 3	operation	VDD = 3.0 V		5.0	9.6	
				fносо = 48 MHz,	Normal	Vdd = 5.0 V		4.2	7.8	
				fiн = 24 MHz Note 3	operation	VDD = 3.0 V		4.2	7.8	
				fносо = 24 MHz,	Normal	VDD = 5.0 V		4.0	7.4	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.0	7.4	
				fносо = 16 MHz,	Normal	VDD = 5.0 V		3.0	5.3	
				fiн = 16 MHz Note 3	operation	VDD = 3.0 V		3.0	5.3	
			LS (low-speed main)	fносо = 8 MHz,	Normal	VDD = 3.0 V		1.4	2.3	mA
			mode Note 5	fin = 8 MHz Note 3	operation	VDD = 2.0 V		1.4	2.3	
			LV (low-voltage main)	fносо = 4 MHz,	Normal	VDD = 3.0 V		1.3	1.9	mA
			mode Note 5	fin = 4 MHz Note 3	operation	VDD = 2.0 V		1.3	1.9	
			HS (high-speed main)	fmx = 20 MHz Note 2,	Normal	Square wave input		3.4	6.2	mA
			mode Note 5	Vdd = 5.0 V	operation	Resonator connection		3.6	6.4	
				f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		3.4	6.2	
				VDD = 3.0 V	operation	Resonator connection		3.6	6.4	-
				fmx = 10 MHz <sup>Note 2</sup> , VDD = 5.0 V	Normal	Square wave input		2.1	3.6	
					operation	Resonator connection		2.2	3.7	
				fmx = 10 MHz Note 2,	Normal	Square wave input		2.1	3.6	
				VDD = 3.0 V	operation	Resonator connection		2.2	3.7	
			LS (low-speed main)	fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	2.2	mA
			mode Note 5	VDD = 3.0 V	operation	Resonator connection		1.2	2.3	
				fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	2.2	
				VDD = 2.0 V	operation	Resonator connection		1.2	2.3	1
			Subsystem clock	fsue = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	μΑ
			operation	$T_A = -40^{\circ}C$	operation	Resonator connection		4.9	7.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	
				TA = +25°C	operation	Resonator connection		4.9	7.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		5.1	8.8	
				TA = +50°C	operation	Resonator connection		5.1	8.8	]
				fsub = 32.768 kHz <sup>Note 4</sup> TA = +70°C	Normal	Square wave input		5.5	10.5	
					operation	Resonator connection		5.5	10.5	
				fsuв = 32.768 kHz <sup>Note 4</sup>	Normal	Square wave input		6.5	14.5	
				Ta = +85°C	operation	Resonator connection		6.5	14.5	

 $(\ensuremath{\textit{Notes}}\xspace$  and  $\ensuremath{\textit{Remarks}}\xspace$  are listed on the next page.)



- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
   Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$  to 32 MHz
    - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
  - LS (low-speed main) mode: 1.8 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 8 MHz
  - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$  to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



(TA = -40 t	o +85°0	C, 1.6 V ≤ E	$VDD0 = EVDD1 \le VD$	$D \leq 5.5 V$ , $Vss = EVss$	so = EVss1 = 0 V)				(2/2)
Parameter Supply cur-	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	Vdd = 5.0 V		0.93	3.32	mA
rent Note 1	Note 2		mode Note 7	fiн = 32 MHz Note 4	VDD = 3.0 V		0.93	3.32	
				fносо = 32 MHz,	Vdd = 5.0 V		0.5	2.63	
				fiн = 32 MHz Note 4	VDD = 3.0 V		0.5	2.63	
				fносо = 48 MHz,	Vdd = 5.0 V		0.72	2.60	
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.72	2.60	
				fносо = 24 MHz,	Vdd = 5.0 V		0.42	2.03	
				fiн = 24 MHz Note 4	VDD = 3.0 V		0.42	2.03	
				fносо = 16 MHz,	Vdd = 5.0 V		0.39	1.50	
				fiн = 16 MHz Note 4	VDD = 3.0 V		0.39	1.50	
			LS (low-speed main)	fносо = 8 MHz,	Vdd = 3.0 V		270	800	μΑ
			mode Note 7	fiH = 8 MHz Note 4	VDD = 2.0 V		270	800	
			LV (low-voltage main)	fносо = 4 MHz,	VDD = 3.0 V		450	755	μΑ
			mode Note 7	fiH = 4 MHz Note 4	VDD = 2.0 V		450	755	
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.31	1.69	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.41	1.91	
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.69	1
				VDD = 3.0 V	Resonator connection		0.41	1.91	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.21	0.94	
				VDD = 5.0 V	Resonator connection		0.26	1.02	
				fmx = 10 MHz Note 3,	Square wave input		0.21	0.94	
				VDD = 3.0 V	Resonator connection		0.26	1.02	
			LS (low-speed main)	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		110	610	μΑ
			mode Note 7	VDD = 3.0 V	Resonator connection		150	660	
				fmx = 8 MHz Note 3,	Square wave input		110	610	
				Vdd = 2.0 V	Resonator connection		150	660	
			Subsystem clock oper-	fs∪в = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.31		μΑ
			ation	$T_A = -40^{\circ}C$	Resonator connection		0.50		
				fs∪в = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.38	0.76	
				TA = +25°C	Resonator connection		0.57	0.95	
				fs∪в = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.47	3.59	
				TA = +50°C	Resonator connection		0.70	3.78	
				fs∪в = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.80	6.20	
				TA = +70°C	Resonator connection		1.00	6.39	
				fs∪в = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		1.65	10.56	
				TA = +85°C	Resonator connection		1.84	10.75	
	IDD3	STOP mode	$T_A = -40^{\circ}C$				0.19		μΑ
	Note 6	Note 8	$T_A = +25^{\circ}C$				0.30	0.59	]
			$T_A = +50^{\circ}C$				0.41	3.42	]
			TA = +70°C				0.80	6.03	]
			Ta = +85°C				1.53	10.39	

### (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

 $(\ensuremath{\textit{Notes}}\xspace$  and  $\ensuremath{\textit{Remarks}}\xspace$  are listed on the next page.)





(3/3)

# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) <sup>Note 1</sup>	tsiĸ1		44		110		110		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	44		110		110		ns
		$\begin{split} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V \ \text{Note $2$,} \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	110		110		110		ns
SIp hold time (from SCKp↓) <sup>Note 1</sup>	tksi1		19		19		19		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{split} & 1.8 \ \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \ \text{V}, \\ & 1.6 \ \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \ \text{V}^{\text{Note 2}}, \\ & \text{C}_{\text{b}} = 30 \ \text{pF}, \ \text{R}_{\text{b}} = 5.5 \ \text{k}\Omega \end{split}$	19		19		19		ns
Delay time from SCKp↑ to SOp output <sup>Note 1</sup>	tKSO1			25		25		25	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		25		25		25	ns
		$\label{eq:linear} \begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V \ ^{Note \ 2}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		25		25		25	ns

# (TA = -40 to +85°C, 1.8 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

**Note 1.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. Use it with  $EV_{DD0} \ge V_b$ .

(**Remarks** are listed on the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

### RL78/G14

# (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	Cor	ditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксү2	$4.0~V \leq EV_{DD0} \leq 5.5~V,$	24 MHz < fмск	14/fмск		—		_		ns
Note 1		$2.7~V \leq V_b \leq 4.0~V$	$20 \text{ MHz} < f_{MCK} \leq 24 \text{ MHz}$	12/fмск		—				ns
			$8 \text{ MHz} < \text{fmck} \le 20 \text{ MHz}$	10/fмск		—		_		ns
			$4 \text{ MHz} < fMCK \le 8 \text{ MHz}$	8/fмск		16/fмск		_		ns
			fмск ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.7~V \leq EV_{DD0} < 4.0~V,$	24 MHz < fмск	20/fмск		—		_		ns
		2.3 V ≤ Vb ≤ 2.7 V	$20 \text{ MHz} < \text{fmck} \le 24 \text{ MHz}$	16/fмск		—		_		ns
			16 MHz < fмск ≤ 20 MHz	14/fмск		—		_		ns
			$8 \text{ MHz} < \text{fmck} \le 16 \text{ MHz}$	12/fмск		_		_		ns
			$4 \text{ MHz} < \text{fmck} \le 8 \text{ MHz}$	8/fмск		16/fмск		_		ns
			fмск ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V},$	24 MHz < fмск	48/fмск		_		_		ns
		1.6 V ≤ Vb ≤ 2.0 V Note 2	20 MHz < fмск ≤ 24 MHz	36/fмск		_		_		ns
			16 MHz < fmck $\leq$ 20 MHz	32/fмск		_		_		ns
			$8 \text{ MHz} < \text{fmck} \le 16 \text{ MHz}$	26/fмск		_		_		ns
			$4 \text{ MHz} < \text{fmck} \le 8 \text{ MHz}$	16/fмск		16/fмск		_		ns
			fмск ≤ 4 MHz	10/fмск		10/fмск		10/fмск		ns
SCKp high-/ low-level width	tKH2, tKL2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2$	$2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	tксү2/2 - 12		tксү2/2 - 50		tксү2/2 - 50		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2$	$2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$	tксү2/2 - 18		tксү2/2 - 50		tксү2/2 - 50		ns
		$1.8 \text{ V} \leq \text{EVDD0} < 3.3 \text{ V}, $	1.6 V $\leq$ Vb $\leq$ 2.0 V Note 2	tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑) Note 3	tsik2	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, 2$	$2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2$	$2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, ^{2}$	$1.6~V \leq V_b \leq 2.0~V$ Note 2	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) Note 4	tksi2			1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp	tkso2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2$ Cb = 30 pF, Rb = 1.4 kΩ	$2.7 \text{ V} \leq \text{Vb} \leq 4.0 \text{ V},$		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
output <sup>Note 5</sup>		$\begin{array}{l} 2.7 \ V \leq E V_{DD0} < 4.0 \ V, 2 \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	$2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ C_{b} = 30 \ pF, \ R_{V} = 5.5 \ k\Omega \end{array}$	$1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}$ Note 2,		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

(	$(T_A = -40 \text{ to } +85^{\circ}\text{C})$	18V<	< Vnn < 5 5 V	Vss = EVsso	= FVSS1 = 0	٧١
	1 = -40 10 + 00 0	1.0 V -		, <b>v</b> 33 <b>– L v</b> 330		• /

(Notes, Caution, and Remarks are listed on the next page.)



Parameter	Symbol	Conditions	HS (high- m	speed main) 10de	LS (low-s rr	speed main) node	LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	†
SCLr clock frequency	fscL	$\begin{array}{l} 4.0 \; V \leq E V_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$		400 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 2.7 \; V \leq E V_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		400 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{split} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V \ ^{Note \ 2}, \\ C_b &= 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 4.0 \; V \leq E V_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	475		1550		1550		ns
		$\begin{array}{l} 2.7 \; V \leq E \; V {\rm DD}_{0} < 4.0 \; V, \\ 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ C_{b} = 50 \; p F, \; R_{b} = 2.7 \; k \Omega \end{array}$	475		1550		1550		ns
		$\begin{array}{l} 4.0 \; V \leq E V_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	1150		1550		1550		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1150		1550		1550		ns
		$\begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V \ ^{Note \ 2}, \\ & C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	1550		1550		1550		ns
Hold time when SCLr = "H"	tнigн	$\begin{array}{l} 4.0 \; V \leq E V_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	245		610		610		ns
		$\begin{array}{l} 2.7 \ V \leq E V_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	200		610		610		ns
		$\begin{array}{l} 4.0 \; V \leq E V_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	675		610		610		ns
		$\begin{array}{l} 2.7 \; V \leq E \; V_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	600		610		610		ns
			610		610		610		ns

# (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified l<sup>2</sup>C mode) (TA = -40 to +85°C, 1.8 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)



### RL78/G14

# 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

(TA = -40 to +85°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V, HS (high-speed main) mode)

# 2.6.3 D/A converter characteristics

### (TA = -40 to +85°C, 1.6 V $\leq$ EVsso = EVss1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVsso = EVss1 = 0 V)

Parameter	Symbol	Con	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8	bit	
Overall error	AINL	$\label{eq:Rload} \mbox{Rload} = 4 \ \mbox{M} \Omega \qquad 1.8 \ \mbox{V} \le \mbox{V} \mbox{DD} \le 5.5 \ \mbox{V}$				±2.5	LSB
		Rload = 8 M $\Omega$	$1.8~V \le V_{DD} \le 5.5~V$			±2.5	LSB
Settling time	<b>t</b> SET	Cload = 20 pF	$2.7~V \leq V_{DD} \leq 5.5~V$			3	μs
			$1.6 \text{ V} \le \text{VDD} < 2.7 \text{ V}$			6	μs



# 3.2 Oscillator Characteristics

### 3.2.1 X1, XT1 characteristics

#### $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
K1 clock oscillation frequency (fx) Note Ceramic resonator/		$2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$	1.0		20.0	MHz
	crystal resonator	$2.4~\text{V} \leq \text{Vdd} < 2.7~\text{V}$	1.0		16.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

# 3.2.2 On-chip oscillator characteristics

#### (TA = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator clock frequency		-20 to +85°C	$2.4~\text{V} \leq \text{VDD} \leq 5.5~\text{V}$	-1.0		+1.0	%
accuracy		-40 to -20°C	$2.4~\text{V} \leq \text{VDD} \leq 5.5~\text{V}$	-1.5		+1.5	%
		+85 to +105°C	$2.4~\text{V} \leq \text{VDD} \leq 5.5~\text{V}$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency				-15		+15	%
accuracy							

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.<br/>HS (high-speed main) mode:  $2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}@1 \text{ MHz}$  to 32 MHz
  - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



RL78/G14 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

- Note 1. Excludes quantization error (±1/2 LSB).
- Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.
- Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.
- **Note 4.** When reference voltage (-) = Vss, the MAX. values are as follows.



### 4.5 44-pin products

R5F104FAAFP, R5F104FCAFP, R5F104FDAFP, R5F104FEAFP, R5F104FFAFP, R5F104FGAFP, R5F104FHAFP, R5F104FJAFP

R5F104FADFP, R5F104FCDFP, R5F104FDDFP, R5F104FEDFP, R5F104FFDFP, R5F104FGDFP, R5F104FHDFP, R5F104FJDFP

R5F104FAGFP, R5F104FCGFP, R5F104FDGFP, R5F104FEGFP, R5F104FFGFP, R5F104FGGFP, R5F104FHGFP, R5F104FJGFP



R5F104MFAFA, R5F104MGAFA, R5F104MHAFA, R5F104MJAFA R5F104MFDFA, R5F104MGDFA, R5F104MHDFA, R5F104MJDFA R5F104MFGFA, R5F104MGGFA, R5F104MHGFA, R5F104MJGFA R5F104MKAFA, R5F104MLAFA R5F104MKGFA, R5F104MLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69



© 2012 Renesas Electronics Corporation. All rights reserved.



**REVISION HISTORY** 

### RL78/G14 Datasheet

Boy	Dete	Description		
Rev.	Date	Page	Summary	
0.01	Feb 10, 2011	—	First Edition issued	
0.02	May 01, 2011	1 to 2	1.1 Features revised	
		3	1.2 Ordering Information revised	
		4 to 13	1.3 Pin Configuration (Top View) revised	
		14	1.4 Pin Identification revised	
		15 to 17	1.5.1 30-pin products to 1.5.3 36-pin products revised	
		23 to 26	1.6 Outline of Functions revised	
0.03	Jul 28, 2011	1	1.1 Features revised	
1.00	Feb 21, 2012	1 to 40	1. OUTLINE revised	
		41 to 97	2. ELECTRICAL SPECIFICATIONS added	
2.00	Oct 25, 2013	1	Modification of 1.1 Features	
		3 to 8	Modification of 1.2 Ordering Information	
		9 to 22	Modification of package type in 1.3 Pin Configuration (Top View)	
		34 to 43	Modification of description of subsystem clock in 1.6 Outline of Functions	
		34 to 43	Modification of description of timer output in 1.6 Outline of Functions	
		34 to 43	Modification of error of data transfer controller in 1.6 Outline of Functions	
		34 to 43	Modification of error of event link controller in 1.6 Outline of Functions	
		45, 46	Modification of description of Tables in 2.1 Absolute Maximum Ratings	
		47	Modification of Tables, notes, cautions, and remarks in 2.2 Oscillator Characteristics	
		48	Modification of error of conditions of high level input voltage in 2.3.1 Pin characteristics	
		49	Modification of error of conditions of low level output voltage in 2.3.1 Pin characteristics	
		53 to 62	Modification of Notes and Remarks in 2.3.2 Supply current characteristics	
		65, 66	Addition of Minimum Instruction Execution Time during Main System Clock Operation	
		67 to 69	Addition of AC Timing Test Points	
		70 to 97	Addition of LS mode and LV mode characteristics in 2.5.1 Serial array unit	
		98 to 101	Addition of LS mode and LV mode characteristics in 2.5.2 Serial interface IICA	
		102 to 105	Addition of characteristics about conversion of internal reference voltage and temperature sensor in 2.6.1 A/D converter characteristics	
		107	Addition of characteristic in 2.6.4 Comparator	
		107	Deletion of detection delay in 2.6.5 POR circuit characteristics	
		109	Modification of 2.6.7 Power supply voltage rising slope characteristics	
		110	Modification of 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics	
		110	Addition of characteristic in 2.8 Flash Memory Programming Characteristics	
		111	Addition of description in 2.10 Timing for Switching Flash Memory Programming Modes	