



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 22 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 2.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104baafp-x0 |

1.3.3 36-pin products

- 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)




Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to V_{SS} pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.5.6 48-pin products



Note Mounted on the 96 KB or more code flash memory products.

1.6 Outline of Functions

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

| Item | | 30-pin | 32-pin | 36-pin | 40-pin |
|------------------------------------|--|--|-----------------------------|-----------------------------|--|
| | | R5F104Ax (x = A, C to E) | R5F104Bx (x = A, C to E) | R5F104Cx (x = A, C to E) | R5F104Ex (x = A, C to E) |
| Code flash memory (KB) | | 16 to 64 | 16 to 64 | 16 to 64 | 16 to 64 |
| Data flash memory (KB) | | 4 | 4 | 4 | 4 |
| RAM (KB) | | 2.5 to 5.5 Note | 2.5 to 5.5 Note | 2.5 to 5.5 Note | 2.5 to 5.5 Note |
| Address space | | 1 MB | | | |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V) | | | |
| | High-speed on-chip oscillator clock (f _{IH}) | HS (high-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V) | | | |
| Subsystem clock | | — | | | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz |
| Low-speed on-chip oscillator clock | | 15 kHz (TYP.): $V_{DD} = 1.6$ to 5.5 V | | | |
| General-purpose register | | 8 bits × 32 registers (8 bits × 8 registers × 4 banks) | | | |
| Minimum instruction execution time | | 0.03125 μs (High-speed on-chip oscillator clock: f _{IH} = 32 MHz operation) | | | |
| | | 0.05 μs (High-speed system clock: f _{MX} = 20 MHz operation) | | | |
| | | — | | | 30.5 μs (Subsystem clock: f _{SUB} = 32.768 kHz operation) |
| Instruction set | | <ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) • Multiplication and Accumulation (16 bits × 16 bits + 32 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. | | | |
| I/O port | Total | 26 | 28 | 32 | 36 |
| | CMOS I/O | 21 | 22 | 26 | 28 |
| | CMOS input | 3 | 3 | 3 | 5 |
| | CMOS output | — | — | — | — |
| | N-ch open-drain I/O (6 V tolerance) | 2 | 3 | 3 | 3 |
| Timer | 16-bit timer | 8 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel) | | | |
| | Watchdog timer | 1 channel | | | |
| | Real-time clock (RTC) | 1 channel | | | |
| | 12-bit interval timer | 1 channel | | | |
| | Timer output | Timer outputs: 13 channels PWM outputs: 9 channels | | | |
| | RTC output | — | | | 1 • 1 Hz (subsystem clock: f _{SUB} = 32.768 kHz) |

(Note is listed on the next page.)

Note The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.
R5F104xD (x = A to C, E to G, J, L): Start address FE900H
R5F104xE (x = A to C, E to G, J, L): Start address FE900H
For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

Note The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.
R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H
For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

| Item | | 44-pin | 48-pin | 52-pin | 64-pin |
|-----------------------------------|----------|--|-----------------------------|-----------------------------|-----------------------------|
| | | R5F104Fx (x = F to H, J) | R5F104Gx (x = F to H, J) | R5F104Jx (x = F to H, J) | R5F104Lx (x = F to H, J) |
| Clock output/buzzer output | | 2 | 2 | 2 | 2 |
| | | • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f _{MAIN} = 20 MHz operation) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f _{SUB} = 32.768 kHz operation) | | | |
| 8/10-bit resolution A/D converter | | 10 channels | 10 channels | 12 channels | 12 channels |
| D/A converter | | 2 channels | | | |
| Comparator | | 2 channels | | | |
| Serial interface | | [44-pin products] • CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 1 channel • CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels [48-pin, 52-pin products] • CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 2 channels • CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels [64-pin products] • CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 2 channels • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels | | | |
| | | I ² C bus | 1 channel | 1 channel | 1 channel |
| Data transfer controller (DTC) | | 31 sources | 32 sources | | 33 sources |
| Event link controller (ELC) | | Event input: 22 Event trigger output: 9 | | | |
| Vectored interrupt sources | Internal | 24 | 24 | 24 | 24 |
| | External | 7 | 10 | 12 | 13 |
| Key interrupt | | 4 | 6 | 8 | 8 |
| Reset | | • Reset by RESET pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution ^{Note} • Internal reset by RAM parity error • Internal reset by illegal-memory access | | | |
| Power-on-reset circuit | | • Power-on-reset: 1.51 ±0.04 V (T _A = -40 to +85°C) 1.51 ±0.06 V (T _A = -40 to +105°C) • Power-down-reset: 1.50 ±0.04 V (T _A = -40 to +85°C) 1.50 ±0.06 V (T _A = -40 to +105°C) | | | |
| Voltage detector | | 1.63 V to 4.06 V (14 stages) | | | |
| On-chip debug function | | Provided | | | |
| Power supply voltage | | V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C) | | | |
| Operating ambient temperature | | T _A = -40 to +85°C (A: Consumer applications, D: Industrial applications), T _A = -40 to +105°C (G: Industrial applications) | | | |

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Note The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.
R5F104xL (x = G, L, M, P): Start address F3F00H
For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

| Item | | 48-pin | 64-pin |
|-----------------------------------|----------|--|------------------------|
| | | R5F104Gx (x = K, L) | R5F104Lx (x = K, L) |
| Clock output/buzzer output | | 2 | 2 |
| | | • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f _{MAIN} = 20 MHz operation) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f _{SUB} = 32.768 kHz operation) | |
| 8/10-bit resolution A/D converter | | 10 channels | 12 channels |
| D/A converter | | 2 channels | |
| Comparator | | 2 channels | |
| Serial interface | | [48-pin products] • CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 2 channels • CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels [64-pin products] • CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 2 channels • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels • CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels | |
| | | I ² C bus | 1 channel |
| Data transfer controller (DTC) | | 32 sources | 33 sources |
| Event link controller (ELC) | | Event input: 22 Event trigger output: 9 | |
| Vectored interrupt sources | Internal | 24 | 24 |
| | External | 10 | 13 |
| Key interrupt | | 6 | 8 |
| Reset | | • Reset by $\overline{\text{RESET}}$ pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution ^{Note} • Internal reset by RAM parity error • Internal reset by illegal-memory access | |
| Power-on-reset circuit | | • Power-on-reset: 1.51 ±0.04 V (T _A = −40 to +85°C) 1.51 ±0.06 V (T _A = −40 to +105°C) • Power-down-reset: 1.50 ±0.04 V (T _A = −40 to +85°C) 1.50 ±0.06 V (T _A = −40 to +105°C) | |
| Voltage detector | | 1.63 V to 4.06 V (14 stages) | |
| On-chip debug function | | Provided | |
| Power supply voltage | | V _{DD} = 1.6 to 5.5 V (T _A = −40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = −40 to +105°C) | |
| Operating ambient temperature | | T _A = −40 to +85°C (A: Consumer applications, D: Industrial applications), T _A = −40 to +105°C (G: Industrial applications) | |

Note The illegal instruction is generated when instruction code FFH is executed.
 Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

- Note 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or V_{SS}, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2.** During HALT instruction execution by flash memory.
- Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4.** When high-speed system clock and subsystem clock are stopped.
- Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6.** Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
- | | |
|-----------------------------|---|
| HS (high-speed main) mode: | 2.7 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 32 MHz |
| | 2.4 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 16 MHz |
| LS (low-speed main) mode: | 1.8 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 8 MHz |
| LV (low-voltage main) mode: | 1.6 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 4 MHz |
- Note 8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2.** f_{HOCO}: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3.** f_{IH}: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4.** f_{SUB}: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C



- Note 5.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of I_{DD1}, I_{DD2} or I_{DD3} and I_{WDT} when the watchdog timer is in operation.
- Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of I_{DD1} or I_{DD2} and I_{ADC} when the A/D converter operates in an operation mode or the HALT mode.
- Note 7.** Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of I_{DD1}, I_{DD2} or I_{DD3} and I_{LVD} when the LVD circuit is in operation.
- Note 8.** Current flowing during programming of the data flash.
- Note 9.** Current flowing during self-programming.
- Note 10.** For shift time to the SNOOZE mode, see **23.3.3 SNOOZE mode** in the RL78/G14 User's Manual.
- Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of I_{DD1} or I_{DD2} and I_{DAC} when the D/A converter operates in an operation mode or the HALT mode.
- Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of I_{DD1}, I_{DD2}, or I_{DD3} and I_{CMP} when the comparator circuit is in operation.
- Note 13.** A comparator and D/A converter are provided in products with 96 KB or more code flash memory.

Remark 1. f_{IL}: Low-speed on-chip oscillator clock frequency

Remark 2. f_{SUB}: Subsystem clock frequency (XT1 clock oscillation frequency)

Remark 3. f_{CLK}: CPU/peripheral hardware clock frequency

Remark 4. Temperature condition of the TYP. value is T_A = 25°C

UART mode connection diagram (during communication at same potential)**UART mode bit width (during communication at same potential) (reference)**

Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 2. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKS_{mn} bit of serial mode register mn (SMR_{mn}). m: Unit number,
n: Channel number (mn = 00 to 03, 10 to 13))


(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)**(TA = -40 to +85°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)**

| Parameter | Symbol | Conditions | HS (high-speed main) mode | | LS (low-speed main) mode | | LV (low-voltage main) mode | | Unit |
|-----------------------|-------------------|--|----------------------------|------|----------------------------|------|----------------------------|------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | t _{KCY1} | t _{KCY1} ≥ 4/f _{CLK} 4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | 300 | | 1150 | | 1150 | | ns |
| | | 2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | 500 | | 1150 | | 1150 | | ns |
| | | 1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V <i>Note</i> , C _b = 30 pF, R _b = 5.5 kΩ | 1150 | | 1150 | | 1150 | | ns |
| SCKp high-level width | t _{KH1} | 4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | t _{KCY1} /2 - 75 | | t _{KCY1} /2 - 75 | | t _{KCY1} /2 - 75 | | ns |
| | | 2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | t _{KCY1} /2 - 170 | | t _{KCY1} /2 - 170 | | t _{KCY1} /2 - 170 | | ns |
| | | 1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V <i>Note</i> , C _b = 30 pF, R _b = 5.5 kΩ | t _{KCY1} /2 - 458 | | t _{KCY1} /2 - 458 | | t _{KCY1} /2 - 458 | | ns |
| SCKp low-level width | t _{KL1} | 4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | t _{KCY1} /2 - 12 | | t _{KCY1} /2 - 50 | | t _{KCY1} /2 - 50 | | ns |
| | | 2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | t _{KCY1} /2 - 18 | | t _{KCY1} /2 - 50 | | t _{KCY1} /2 - 50 | | ns |
| | | 1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V <i>Note</i> , C _b = 30 pF, R _b = 5.5 kΩ | t _{KCY1} /2 - 50 | | t _{KCY1} /2 - 50 | | t _{KCY1} /2 - 50 | | ns |

Note Use it with EVDD0 ≥ V_b.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

CSI mode connection diagram (during communication at different potential)


Remark 1. R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage

Remark 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)


Remark 3. f_{MCK}: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)




Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),
g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

2.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +85°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|--|------|------|------|------|
| How long from when an external reset ends until the initial communication settings are specified | tsuINIT | POR and LVD reset must end before the external reset ends. | | | 100 | ms |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends | tsu | POR and LVD reset must end before the external reset ends. | 10 | | | μs |
| How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory) | tHD | POR and LVD reset must end before the external reset ends. | 1 | | | ms |



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuINIT: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends

tHD: How long to keep the TOOL0 pin at the low level from when the external resets end (excluding the processing time of the firmware to control the flash memory)


(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products**(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)**

| Parameter | Symbol | Conditions | | | | | MIN. | TYP. | MAX. | Unit |
|--------------------------|------------------|----------------|----------------------------------|---|------------------|-------------------------|------|------|------|------|
| Supply current Note 1 | I _{DD1} | Operating mode | HS (high-speed main) mode Note 5 | f _{HOCO} = 64 MHz, f _{IIH} = 32 MHz Note 3 | Basic operation | V _{DD} = 5.0 V | | 2.9 | | mA |
| | | | | | | V _{DD} = 3.0 V | | 2.9 | | |
| | | | | f _{HOCO} = 32 MHz, f _{IIH} = 32 MHz Note 3 | Basic operation | V _{DD} = 5.0 V | | 2.5 | | |
| | | | | | | V _{DD} = 3.0 V | | 2.5 | | |
| | | | HS (high-speed main) mode Note 5 | f _{HOCO} = 64 MHz, f _{IIH} = 32 MHz Note 3 | Normal operation | V _{DD} = 5.0 V | | 6.0 | 11.2 | mA |
| | | | | | | V _{DD} = 3.0 V | | 6.0 | 11.2 | |
| | | | | f _{HOCO} = 32 MHz, f _{IIH} = 32 MHz Note 3 | Normal operation | V _{DD} = 5.0 V | | 5.5 | 10.6 | |
| | | | | | | V _{DD} = 3.0 V | | 5.5 | 10.6 | |
| | | | | f _{HOCO} = 48 MHz, f _{IIH} = 24 MHz Note 3 | Normal operation | V _{DD} = 5.0 V | | 4.7 | 8.6 | |
| | | | | | | V _{DD} = 3.0 V | | 4.7 | 8.6 | |
| | | | | f _{HOCO} = 24 MHz, f _{IIH} = 24 MHz Note 3 | Normal operation | V _{DD} = 5.0 V | | 4.4 | 8.2 | |
| | | | | | | V _{DD} = 3.0 V | | 4.4 | 8.2 | |
| | | | | f _{HOCO} = 16 MHz, f _{IIH} = 16 MHz Note 3 | Normal operation | V _{DD} = 5.0 V | | 3.3 | 5.9 | |
| | | | | | | V _{DD} = 3.0 V | | 3.3 | 5.9 | |
| | | | HS (high-speed main) mode Note 5 | f _{MX} = 20 MHz Note 2, V _{DD} = 5.0 V | Normal operation | Square wave input | | 3.7 | 6.8 | mA |
| | | | | | | Resonator connection | | 3.9 | 7.0 | |
| | | | | f _{MX} = 20 MHz Note 2, V _{DD} = 3.0 V | Normal operation | Square wave input | | 3.7 | 6.8 | |
| | | | | | | Resonator connection | | 3.9 | 7.0 | |
| | | | | f _{MX} = 10 MHz Note 2, V _{DD} = 5.0 V | Normal operation | Square wave input | | 2.3 | 4.1 | |
| | | | | | | Resonator connection | | 2.3 | 4.2 | |
| | | | | f _{MX} = 10 MHz Note 2, V _{DD} = 3.0 V | Normal operation | Square wave input | | 2.3 | 4.1 | |
| | | | | | | Resonator connection | | 2.3 | 4.2 | |
| | | | Subsystem clock operation | f _{SUB} = 32.768 kHz Note 4 TA = -40°C | Normal operation | Square wave input | | 5.2 | 7.7 | μA |
| | | | | | | Resonator connection | | 5.2 | 7.7 | |
| | | | | f _{SUB} = 32.768 kHz Note 4 TA = +25°C | Normal operation | Square wave input | | 5.3 | 7.7 | |
| | | | | | | Resonator connection | | 5.3 | 7.7 | |
| | | | | f _{SUB} = 32.768 kHz Note 4 TA = +50°C | Normal operation | Square wave input | | 5.5 | 10.6 | |
| | | | | | | Resonator connection | | 5.5 | 10.6 | |
| | | | | f _{SUB} = 32.768 kHz Note 4 TA = +70°C | Normal operation | Square wave input | | 5.9 | 13.2 | |
| | | | | | | Resonator connection | | 6.0 | 13.2 | |
| | | | | f _{SUB} = 32.768 kHz Note 4 TA = +85°C | Normal operation | Square wave input | | 6.8 | 17.5 | |
| | | | | | | Resonator connection | | 6.9 | 17.5 | |
| | | | | f _{SUB} = 32.768 kHz Note 4 TA = +105°C | Normal operation | Square wave input | | 15.5 | 77.8 | |
| | | | | | | Resonator connection | | 15.5 | 77.8 | |

(Notes and Remarks are listed on the next page.)


- Note 1.** Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution** Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (V_{DD} tolerance (for the 30- to 52-pin products)/ EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)




- Remark 1.** $R_b[\Omega]$: Communication line (SO_p) pull-up resistance, $C_b[F]$: Communication line (SO_p) load capacitance, $V_b[V]$: Communication line voltage
- Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3.** f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
- Remark 4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

R5F104LKAFB, R5F104LLAFB
R5F104LKGFB, R5F104LLGFB



R5F104LCAFP, R5F104LDAFP, R5F104LEAFP, R5F104LFAFP, R5F104LGAFP, R5F104LHAFP, R5F104LJAFP
 R5F104LCDFP, R5F104LDDFP, R5F104LEDFP, R5F104LDFP, R5F104LGDFP, R5F104LHDFP, R5F104LJDFP
 R5F104LCGFP, R5F104LDGFP, R5F104LEGFP, R5F104LFGFP, R5F104LGGFP, R5F104LHGFP, R5F104LJGFP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP64-14x14-0.80 | PLQP0064GA-A | P64GC-80-GBW-1 | 0.7 |



NOTE

1. Dimensions "※1" and "※2" do not include mold flash.
2. Dimension "※3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

R5F104PKAFB, R5F104PLAFB
R5F104PKGFB, R5F104PLGFB

