

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104baafp-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **1.3.3 36-pin products**

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



	Α	В	С	D	E	F	
6	P60/SCLA0	VDD	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	6
5	P62/SSI00	P61/SDAA0	Vss	REGC	RESET	P120/ANI19/ VCOUT0 Note	5
4	P72/SO21	P71/SI21/ SDA21	P14/RxD2/SI20/ SDA20/TRDIOD0/ (SCLA0)	P31/TI03/TO03/ INTP4/PCLBUZ0/ (TRJIO0)	P00/TI00/TxD1/ TRGCLKA/ (TRJO0)	P01/TO00/ RxD1/TRGCLKB/ TRJIO0	4
3	P50/INTP1/ SI00/RxD0/ TOOLRxD/ SDA00/TRGIOA/ (TRJO0)	P70/SCK21/ SCL21	P15/PCLBUZ1/ SCK20/SCL20/ TRDIOB0/ (SDAA0)	P22/ANI2/ ANO0 Note	P20/ANI0/ AVREFP	P21/ANI1/ AVREFM	3
2	P30/INTP3/ SCK00/SCL00/ TRJO0	P16/TI01/TO01/ INTP5/TRDIOC0/ IVREF0 Note/ (RXD0)	P12/SO11/ TRDIOB1/ IVREF1 Note	P11/SI11/ SDA11/ TRDIOC1	P24/ANI4	P23/ANI3/ ANO1 <sup>Note</sup>	2
1	P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB	P17/TI02/TO02/ TRDIOA0/ TRDCLK/ IVCMP0 Note/ (TXD0)	P13/TxD2/ SO20/TRDIOA1/ IVCMP1 Note	P10/SCK11/ SCL11/ TRDIOD1	P147/ANI18/ VCOUT1 Note	P25/ANI5	1
•	Δ	R	C.	n	F	F	


**Note** Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.5.6 **48-pin products**



**Note** Mounted on the 96 KB or more code flash memory products.

### 1.6 Outline of Functions

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

			-	-	(1/2				
		30-pin	32-pin	36-pin	40-pin				
	Item	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)				
Code flash me	mory (KB)	16 to 64	16 to 64	16 to 64	16 to 64				
Data flash men	mory (KB)	4	4	4	4				
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note				
Address space		1 MB							
Main system clock	High-speed system clock  High-speed on-chip oscillator clock (fiH)	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)  HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V),							
		LV (low-voltage main) mo	de: 1 to 4 MHz (VDD = 1.6	to 5.5 V)	T				
Subsystem clo	ck		_		XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz				
Low-speed on-	chip oscillator clock	15 kHz (TYP.): V <sub>DD</sub> = 1.6 to 5.5 V							
General-purpo	se register	8 bits × 32 registers (8 bit	s × 8 registers × 4 banks)						
Minimum instruction execution time		0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)							
		0.05 μs (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)							
		— 30.5 μs (Subsyst clock: fsuB = 32. operation)							
Instruction set		<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits)</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>							
I/O port	Total	26	28	32	36				
	CMOS I/O	21	22	26	28				
	CMOS input	3	3	3	5				
	CMOS output	_		_	_				
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3				
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)							
Watchdog timer		1 channel							
	Real-time clock (RTC)	1 channel							
	12-bit interval timer	1 channel							
Timer output		Timer outputs: 13 channels PWM outputs: 9 channels							
	RTC output		-		1 • 1 Hz (subsystem clock: fsue = 32.768 kHz)				

(Note is listed on the next page.)

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H R5F104xE (x = A to C, E to G, J, L): Start address FE900H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.



Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

					(2/2)			
		44-pin	48-pin	52-pin	64-pin			
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = F  to  H, J)	(x = F  to  H, J)	(x = F  to  H, J)	(x = F  to  H, J)			
Clock output/buz	zer output	2	2	2	2			
		(Main system clock: • 256 Hz, 512 Hz, 1.02	<ul> <li>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation)</li> </ul>					
8/10-bit resolutio	n A/D converter	10 channels	10 channels	12 channels	12 channels			
D/A converter		2 channels		ı	1			
Comparator		2 channels						
Serial interface	120 1	CSI: 1 channel/UAR CSI: 2 channels/UAF [48-pin, 52-pin product CSI: 2 channels/UAF CSI: 1 channel/UAR CSI: 2 channels/UAF	<ul> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>[48-pin, 52-pin products]</li> <li>CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> </ul>					
	I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel			
Data transfer cor	troller (DTC)	31 sources	32 sources		33 sources			
Event link contro	ller (ELC)	Event input: 22 Event trigger output: 9						
Vectored inter-	Internal	24	24	24	24			
rupt sources	External	7	10	12	13			
Key interrupt	1	4	6	8	8			
Power-on-reset circuit		<ul> <li>Reset by RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution Note</li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C) 1.51 ±0.06 V (TA = -40 to +105°C)</li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C)</li> </ul>						
Voltage detector		1.50 ±0.06 V (TA = -40 to +105°C) 1.63 V to 4.06 V (14 stages)						
On-chip debug fu	ınction	Provided						
Power supply vol		V <sub>DD</sub> = 1.6 to 5.5 V (TA	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C) V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)					
Operating ambie	nt temperature	TA = -40 to +85°C (A: Consumer applications, D: Industrial applications), TA = -40 to +105°C (G: Industrial applications)						

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

		40 :	(2/2)			
		48-pin	64-pin			
Item		R5F104Gx	R5F104Lx			
		(x = K, L)	(x = K, L)			
Clock output/buzzer outp	out	2	2			
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5	5 MHz, 5 MHz, 10 MHz			
		(Main system clock: fMAIN = 20 MHz operation				
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.09				
		(Subsystem clock: fsub = 32.768 kHz opera	· T			
8/10-bit resolution A/D co	onverter	10 channels	12 channels			
D/A converter		2 channels				
Comparator		2 channels				
Serial interface		[48-pin products]				
		CSI: 2 channels/UART (UART supporting LI	N-bus): 1 channel/simplified I <sup>2</sup> C: 2 channels			
		CSI: 1 channel/UART: 1 channel/simplified I	<sup>2</sup> C: 1 channel			
		CSI: 2 channels/UART: 1 channel/simplified	I <sup>2</sup> C: 2 channels			
		[64-pin products]				
		• CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channels				
	I <sup>2</sup> C bus	1 channel	1 channel			
Data transfer controller (I	DTC)	32 sources	33 sources			
Event link controller (ELC	C)	Event input: 22				
		Event trigger output: 9				
Vectored interrupt	Internal	24	24			
sources	External	10	13			
Key interrupt	-1	6	8			
Reset		Reset by RESET pin				
1		Internal reset by watchdog timer				
		Internal reset by power-on-reset				
		Internal reset by voltage detector				
		Internal reset by illegal instruction execution Note				
		Internal reset by RAM parity error				
		Internal reset by illegal-memory access				
Power-on-reset circuit		• Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)				
		1.51 ±0.06 V (TA = -40 to +105°C)				
		• Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 1.50 ±0.06 V (TA = -40 to +105°C)				
Voltage detector		, , ,				
On-chip debug function		1.63 V to 4.06 V (14 stages)				
		Provided				
Power supply voltage		VDD = 1.6 to 5.5 V (TA = -40 to +85°C) VDD = 2.4 to 5.5 V (TA = -40 to +105°C)				
Operating ambient to an	oroturo	, ,	D: Industrial applications)			
Operating ambient temper	егашге	TA = -40 to +85°C (A: Consumer applications, TA = -40 to +105°C (G: Industrial applications				
[		17 = -40 to + 100 C (G. industrial applications	)			

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ 

 $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V@1 MHz}$  to 16 MHz

LS (low-speed main) mode: 1.8 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 4 MHz


- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)

  Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C


- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).

  The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- Note 12. Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fclk: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C

### UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



**Remark 1.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


Parameter	Symbol	Conditions		HS (high-s main) mo	•	LS (low-speed mode	,	LV (low-vo main) mo	•	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	p cycle time $t\text{KCY1} \qquad t\text{KCY1} \geq 4/\text{fCLK} \qquad 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 30 \text{ pF}, \text{Rb} = 1.4 \text{ k}\Omega$		300		1150		1150		ns	
			$ \begin{aligned} 2.7 & \ V \leq EV_{DDO} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b & = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	500		1150		1150		ns
			$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V Note}, \\ &C_{\text{b}} = 30 \text{ pF},  R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	1150		1150		1150		ns
SCKp high-level width			tксү1/2 - 75		tkcy1/2 - 75		tkcy1/2 - 75		ns	
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		tксү1/2 - 170		tксу1/2 - 170		tксу1/2 - 170		ns
		$\begin{split} &1.8 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note}}, \\ &\text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 5.5 \text{ k}\Omega \end{split}$		tkcy1/2 - 458		tkcy1/2 - 458		tkcy1/2 - 458		ns
SCKp low-level width	tKL1	$ 4.0 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}, \\ \text{Cb} = 30 \text{ pF}, \text{Rb} = 1.4 \text{ k}\Omega $		tксү1/2 - 12		tkcy1/2 - 50		tксү1/2 - 50		ns
$\begin{aligned} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$		7 V,	tксү1/2 - 18		tkcy1/2 - 50		tксү1/2 - 50		ns	
		$\begin{split} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V \ ^{Note}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		tkcy1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns

Note Use it with  $EVDD0 \ge V_b$ .

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed two pages after the next page.)

#### CSI mode connection diagram (during communication at different potential




- **Remark 1.** Rb[ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

## CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)




Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

## 2.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thD	POR and LVD reset must end before the external reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)

<R><R>

<R><R>

<R>

## (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.9		mA
current Note 1		node mode Note 5	f <sub>IH</sub> = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.9			
Note i				fHOCO = 32 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.5		
				f <sub>IH</sub> = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.5		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V <sub>DD</sub> = 5.0 V		6.0	11.2	mA
			mode Note 5	f <sub>IH</sub> = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		6.0	11.2	
				fHOCO = 32 MHz,	Normal	V <sub>DD</sub> = 5.0 V		5.5	10.6	
				fih = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		5.5	10.6	
				fHOCO = 48 MHz,	Normal	V <sub>DD</sub> = 5.0 V		4.7	8.6	
				fih = 24 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		4.7	8.6	
				fHOCO = 24 MHz,	Normal	V <sub>DD</sub> = 5.0 V		4.4	8.2	
				fih = 24 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		4.4	8.2	
				fHOCO = 16 MHz, fiH = 16 MHz Note 3	Normal	V <sub>DD</sub> = 5.0 V		3.3	5.9	mA
					operation	V <sub>DD</sub> = 3.0 V		3.3	5.9	
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz Note 2,	Normal	Square wave input		3.7	6.8	
		mode Note 5	V <sub>DD</sub> = 5.0 V	operation	Resonator connection		3.9	7.0		
				f <sub>MX</sub> = 20 MHz Note 2,	Normal	Square wave input		3.7	6.8	1
			V <sub>DD</sub> = 3.0 V	operation	Resonator connection		3.9	7.0	]	
			Subsystem clock operation	f <sub>MX</sub> = 10 MHz Note 2, V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input		2.3	4.1	- - -
						Resonator connection		2.3	4.2	
				fmx = 10 MHz Note 2, VDD = 3.0 V	Normal operation	Square wave input		2.3	4.1	
						Resonator connection		2.3	4.2	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.2	7.7	μА
				TA = -40°C	operation	Resonator connection		5.2	7.7	
				fsuB = 32.768 kHz Note 4 TA = +25°C	Normal	Square wave input		5.3	7.7	
					operation	Resonator connection		5.3	7.7	1
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.6	
				T <sub>A</sub> = +50°C	operation	Resonator connection		5.5	10.6	1 '
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.9	13.2	
			T <sub>A</sub> = +70°C	operation	Resonator connection		6.0	13.2	1	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		6.8	17.5	•
				T <sub>A</sub> = +85°C	operation	Resonator connection		6.9	17.5	1 '
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		15.5	77.8	
				T <sub>A</sub> = +105°C	operation	Resonator connection		15.5	77.8	

(Notes and Remarks are listed on the next page.)

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


#### CSI mode connection diagram (during communication at different potential)



- Remark 1. R<sub>b</sub>[Ω]: Communication line (SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.


Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

### R5F104LKAFB, R5F104LLAFB R5F104LKGFB, R5F104LLGFB




R5F104LCAFP, R5F104LDAFP, R5F104LEAFP, R5F104LFAFP, R5F104LGAFP, R5F104LHAFP, R5F104LJAFP R5F104LCDFP, R5F104LDDFP, R5F104LEDFP, R5F104LFDFP, R5F104LGGFP, R5F104LHDFP, R5F104LJGFP R5F104LCGFP, R5F104LDGFP, R5F104LEGFP, R5F104LFGFP, R5F104LGGFP, R5F104LHGFP, R5F104LJGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LQFP64-14x14-0.80	PLQP0064GA-A	P64GC-80-GBW-1	0.7	



detail of lead end



(UNIT:mm

	(UNIT:mm)
ITEM	DIMENSIONS
D	14.00±0.10
E	14.00±0.10
HD	16.00±0.20
HE	16.00±0.20
Α	1.70 MAX.
A1	$0.10\pm0.10$
A2	1.40
b	$0.37^{+0.08}_{-0.05}$
С	$0.125^{+0.05}_{-0.02}$
L	$0.50 \pm 0.20$
θ	0° to 8°
е	0.80
х	0.20
у	0.10

- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

R5F104PKAFB, R5F104PLAFB R5F104PKGFB, R5F104PLGFB

