

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	32-HWQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104bcana-w0

(1/5)


Pin count	Package	Fields of Application Note	Ordering Part Number
30 pins	30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)	A	R5F104AAASP#V0, R5F104ACASP#V0, R5F104ADASP#V0, R5F104AEASP#V0, R5F104AFASP#V0, R5F104AGASP#V0 R5F104AAASP#X0, R5F104ACASP#X0, R5F104ADASP#X0, R5F104AEASP#X0, R5F104AFASP#X0, R5F104AGASP#X0
		D	R5F104AADSP#V0, R5F104ACDSP#V0, R5F104ADDSP#V0, R5F104AEDSP#V0, R5F104AFDSP#V0, R5F104AGDSP#V0 R5F104AADSP#X0, R5F104ACDSP#X0, R5F104ADDSP#X0, R5F104AEDSP#X0, R5F104AFDSP#X0, R5F104AGDSP#X0
		G	R5F104AAGSP#V0, R5F104ACGSP#V0, R5F104ADGSP#V0, R5F104AEGSP#V0, R5F104AFGSP#V0, R5F104AGGSP#V0 R5F104AAGSP#X0, R5F104ACGSP#X0, R5F104ADGSP#X0, R5F104AEGSP#X0, R5F104AFGSP#X0, R5F104AGGSP#X0
32 pins	32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)	A	R5F104BAANA#U0, R5F104BCANA#U0, R5F104BDANA#U0, R5F104BEANA#U0, R5F104BFANA#U0, R5F104BGANA#U0 R5F104BAANA#W0, R5F104BCANA#W0, R5F104BDANA#W0, R5F104BEANA#W0, R5F104BFANA#W0, R5F104BGANA#W0
		D	R5F104BADNA#U0, R5F104BCDNA#U0, R5F104BDDNA#U0, R5F104BEDNA#U0, R5F104BFDNA#U0, R5F104BGDNA#U0 R5F104BADNA#W0, R5F104BCDNA#W0, R5F104BDDNA#W0, R5F104BEDNA#W0, R5F104BFDNA#W0, R5F104BGDNA#W0
		G	R5F104BAGNA#U0, R5F104BCGNA#U0, R5F104BDGNA#U0, R5F104BEGNA#U0, R5F104BFGNA#U0, R5F104BGGNA#U0 R5F104BAGNA#W0, R5F104BCGNA#W0, R5F104BDGNA#W0, R5F104BEGNA#W0, R5F104BFGNA#W0, R5F104BGGNA#W0
32 pins	32-pin plastic LQFP (7 × 7, 0.8 mm pitch)	A	R5F104BAAFP#V0, R5F104BCAFTP#V0, R5F104BDAFP#V0, R5F104BEAFTP#V0, R5F104BFAFP#V0, R5F104BGAFP#V0 R5F104BAAFP#X0, R5F104BCAFTP#X0, R5F104BDAFP#X0, R5F104BEAFTP#X0, R5F104BFAFP#X0, R5F104BGAFP#X0
		D	R5F104BADFP#V0, R5F104BCDFP#V0, R5F104BDDFP#V0, R5F104BEDFP#V0, R5F104BFDFP#V0, R5F104BGDFP#V0 R5F104BADFP#X0, R5F104BCDFP#X0, R5F104BDDFP#X0, R5F104BEDFP#X0, R5F104BFDFP#X0, R5F104BGDFP#X0
		G	R5F104BAGFP#V0, R5F104BCGFP#V0, R5F104BDGFP#V0, R5F104BEGFP#V0, R5F104BFGFP#V0, R5F104BGGFP#V0 R5F104BAGFP#X0, R5F104BCGFP#X0, R5F104BDGFP#X0, R5F104BEGFP#X0, R5F104BFGFP#X0, R5F104BGGFP#X0
36 pins	36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)	A	R5F104CAALA#U0, R5F104CCALA#U0, R5F104CDALA#U0, R5F104CEALA#U0, R5F104CFALA#U0, R5F104CGALA#U0 R5F104CAALA#W0, R5F104CCALA#W0, R5F104CDALA#W0, R5F104CEALA#W0, R5F104CFALA#W0, R5F104CGALA#W0
		G	R5F104CAGLA#U0, R5F104CCGLA#U0, R5F104CDGLA#U0, R5F104CEGLA#U0, R5F104CFGGLA#U0, R5F104CGGLA#U0 R5F104CAGLA#W0, R5F104CCGLA#W0, R5F104CDGLA#W0, R5F104CEGLA#W0, R5F104CFGGLA#W0, R5F104CGGLA#W0

Note For the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.4 40-pin products

- 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.


Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

Remark 3. It is recommended to connect an exposed die pad to Vss.

1.5.7 52-pin products



Note Mounted on the 96 KB or more code flash memory products.

[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

Item	80-pin	100-pin	
	R5F104Mx (x = K, L)	R5F104Px (x = K, L)	
Code flash memory (KB)	384 to 512	384 to 512	
Data flash memory (KB)	8	8	
RAM (KB)	32 to 48 Note	32 to 48 Note	
Address space	1 MB		
Main system clock	High-speed system clock X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)		
	High-speed on-chip oscillator clock (f_{IH}) HS (high-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)		
Subsystem clock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz		
Low-speed on-chip oscillator clock	15 kHz (TYP.): $V_{DD} = 1.6$ to 5.5 V		
General-purpose register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)		
Minimum instruction execution time	0.03125 μ s (High-speed on-chip oscillator clock: $f_{IH} = 32$ MHz operation) 0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation) 30.5 μ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)		
Instruction set	<ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) • Multiplication and Accumulation (16 bits × 16 bits + 32 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 		
I/O port	Total CMOS I/O CMOS input CMOS output N-ch open-drain I/O (6 V tolerance)	74 64 5 1 4	92 82 5 1 4
Timer	16-bit timer Watchdog timer Real-time clock (RTC) 12-bit interval timer Timer output RTC output	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel) 1 channel 1 channel 1 channel Timer outputs: 18 channels PWM outputs: 12 channels 1 • 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)	

Note In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

- Note 1.** Total current flowing into V_{DD}, EV_{DD0}, and EV_{DD1}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, and EV_{DD1}, or V_{SS}, EV_{VSS0}, and EV_{VSS1}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2.** During HALT instruction execution by flash memory.
- Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4.** When high-speed system clock and subsystem clock are stopped.
- Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6.** Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
- | | |
|-----------------------------|---|
| HS (high-speed main) mode: | 2.7 V ≤ V _{DD} ≤ 5.5 V @ 1 MHz to 32 MHz |
| | 2.4 V ≤ V _{DD} ≤ 5.5 V @ 1 MHz to 16 MHz |
| LS (low-speed main) mode: | 1.8 V ≤ V _{DD} ≤ 5.5 V @ 1 MHz to 8 MHz |
| LV (low-voltage main) mode: | 1.6 V ≤ V _{DD} ≤ 5.5 V @ 1 MHz to 4 MHz |
- Note 8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 2. f_{HOCO}: High-speed on-chip oscillator clock frequency (64 MHz max.)

Remark 3. f_{IH}: High-speed on-chip oscillator clock frequency (32 MHz max.)

Remark 4. f_{SUB}: Subsystem clock frequency (XT1 clock oscillation frequency)

Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)



(2/2)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SSI00 setup time	tssik	DAPmn = 0	2.7 V ≤ EV _{DD0} ≤ 5.5 V	120		120		120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	200		200		200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	400		400		400		ns
			1.6 V ≤ EV _{DD0} ≤ 5.5 V	—		400		400		ns
		DAPmn = 1	2.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fMCK + 120		1/fMCK + 120		1/fMCK + 120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	1/fMCK + 200		1/fMCK + 200		1/fMCK + 200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fMCK + 400		1/fMCK + 400		1/fMCK + 400		ns
			1.6 V ≤ EV _{DD0} ≤ 5.5 V	—		1/fMCK + 400		1/fMCK + 400		ns
SSI00 hold time	tkssi	DAPmn = 0	2.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fMCK + 120		1/fMCK + 120		1/fMCK + 120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	1/fMCK + 200		1/fMCK + 200		1/fMCK + 200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	1/fMCK + 400		1/fMCK + 400		1/fMCK + 400		ns
			1.6 V ≤ EV _{DD0} ≤ 5.5 V	—		1/fMCK + 400		1/fMCK + 400		ns
		DAPmn = 1	2.7 V ≤ EV _{DD0} ≤ 5.5 V	120		120		120		ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	200		200		200		ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	400		400		400		ns
			1.6 V ≤ EV _{DD0} ≤ 5.5 V	—		400		400		ns

Caution Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

CSI mode connection diagram (during communication at same potential)

CSI mode connection diagram (during communication at same potential)
(Slave Transmission of slave select input function (CSI00))



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(5) During communication at same potential (simplified I²C mode)(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCL _r clock frequency	f _{SCL}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ		1000 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ		400 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V ≤ EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ		300 Note 1		300 Note 1		300 Note 1	kHz
		1.7 V ≤ EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ		250 Note 1		250 Note 1		250 Note 1	kHz
		1.6 V ≤ EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ		—		250 Note 1		250 Note 1	kHz
Hold time when SCL _r = "L"	t _{LOW}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	475		1150		1150		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V ≤ EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.7 V ≤ EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	1850		1850		1850		ns
		1.6 V ≤ EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	—		1850		1850		ns
Hold time when SCL _r = "H"	t _{HIGH}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	475		1150		1150		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V ≤ EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.7 V ≤ EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	1850		1850		1850		ns
		1.6 V ≤ EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	—		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

Simplified I²C mode connection diagram (during communication at same potential)**Simplified I²C mode serial transfer timing (during communication at same potential)**

Remark 1. $R_b[\Omega]$: Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance

Remark 2. r: IIC number ($r = 00, 01, 10, 11, 20, 21, 30, 31$), g: PIM number ($g = 0, 1, 3$ to $5, 14$),

h: POM number ($h = 0, 1, 3$ to $5, 7, 14$)

Remark 3. f_{MCK} : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number ($m = 0, 1$),

n: Channel number ($n = 0$ to 3), mn = 00 to 03, 10 to 13)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)(TA = -40 to +85°C, 1.6 V ≤ EV_{D0} = EV_{D1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{S0} = EV_{S1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		reception	4.0 V ≤ EV _{D0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1 bps
			Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} Note 4		5.3		1.3		0.6 Mbps
			2.7 V ≤ EV _{D0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1 bps
			Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} Note 4		5.3		1.3		0.6 Mbps
			1.8 V ≤ EV _{D0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V		f _{MCK} /6 Notes 1, 2, 3		f _{MCK} /6 Notes 1, 2		f _{MCK} /6 Notes 1, 2 bps
			Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} Note 4		5.3		1.3		0.6 Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.


Note 2. Use it with EV_{D0} ≥ V_b.**Note 3.** The following conditions are required for low voltage interface when EV_{D0} < V_{DD}.2.4 V ≤ EV_{D0} < 2.7 V: MAX. 2.6 Mbps1.8 V ≤ EV_{D0} < 2.4 V: MAX. 1.3 Mbps**Note 4.** The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:HS (high-speed main) mode: 32 MHz (2.7 V ≤ V_{DD} ≤ 5.5 V)16 MHz (2.4 V ≤ V_{DD} ≤ 5.5 V)LS (low-speed main) mode: 8 MHz (1.8 V ≤ V_{DD} ≤ 5.5 V)LV (low-voltage main) mode: 4 MHz (1.6 V ≤ V_{DD} ≤ 5.5 V)**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (for the 30- to 52-pin products)/EV_{D0} tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.**Remark 1.** V_b [V]: Communication line voltage**Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)**Remark 3.** f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)


Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

CSI mode serial transfer timing (slave mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (slave mode) (during communication at different potential)**



(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),
g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

Simplified I²C mode connection diagram (during communication at different potential)**Simplified I²C mode serial transfer timing (during communication at different potential)**

Remark 1. $R_b[\Omega]$: Communication line (SDAr, SCLR) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLR) load capacitance, $V_b[V]$: Communication line voltage

Remark 2. r: IIC number ($r = 00, 01, 10, 11, 20, 30, 31$), g: PIM, POM number ($g = 0, 1, 3$ to $5, 14$)

Remark 3. f_{MCK} : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number ($m = 0, 1$), n: Channel number ($n = 0, 2$), mn = 00, 01, 02, 10, 12, 13)

2.5.2 Serial interface IICA

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f _{SCL}	Standard mode: f _{CLK} ≥ 1 MHz	2.7 V ≤ EV _{DD0} ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.8 V ≤ EV _{DD0} ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.7 V ≤ EV _{DD0} ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.6 V ≤ EV _{DD0} ≤ 5.5 V	—		0	100	0	100	kHz
Setup time of restart condition	t _{SU: STA}	2.7 V ≤ EV _{DD0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.6 V ≤ EV _{DD0} ≤ 5.5 V		—		4.7	4.7		μs	
Hold time Note 1	t _{HD: STA}	2.7 V ≤ EV _{DD0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.6 V ≤ EV _{DD0} ≤ 5.5 V		—		4.0	4.0		μs	
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V ≤ EV _{DD0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.6 V ≤ EV _{DD0} ≤ 5.5 V		—		4.7	4.7		μs	
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V ≤ EV _{DD0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.6 V ≤ EV _{DD0} ≤ 5.5 V		—		4.0	4.0		μs	

(Notes, Caution, and Remark are listed on the next page.)

- (3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V ≤ EV_{VDD0} = EV_{VDD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{VSS0} = EV_{VSS1} = 0 V, Reference voltage (+) = V_{DD}, Reference voltage (-) = V_{SS})

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		8		10	bit
Overall error Note 1	A _{INL}	10-bit resolution 1.6 V ≤ V _{DD} ≤ 5.5 V Note 3		1.2	±7.0	LSB
Conversion time	t _{CONV}	10-bit resolution Target pin: ANI0 to ANI14, ANI16 to ANI20 3.6 V ≤ V _{DD} ≤ 5.5 V 2.7 V ≤ V _{DD} ≤ 5.5 V 1.8 V ≤ V _{DD} ≤ 5.5 V 1.6 V ≤ V _{DD} ≤ 5.5 V	2.125 3.1875 17 57		39 39 39 95	μs
		10-bit resolution Target pin: internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) 3.6 V ≤ V _{DD} ≤ 5.5 V 2.7 V ≤ V _{DD} ≤ 5.5 V 2.4 V ≤ V _{DD} ≤ 5.5 V	2.375 3.5625 17		39 39 39	μs
Zero-scale error Notes 1, 2	E _{ZS}	10-bit resolution 1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±0.60 ±0.85	%FSR
Full-scale error Notes 1, 2	E _{FS}	10-bit resolution 1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±0.60 ±0.85	%FSR
Integral linearity error Note 1	I _{LE}	10-bit resolution 1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±4.0 ±6.5	LSB
Differential linearity error Note 1	D _{LE}	10-bit resolution 1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±2.0 ±2.5	LSB
Analog input voltage	V _{A^{IN}}	ANI0 to ANI14 ANI16 to ANI20 Internal reference voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode) Temperature sensor output voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)	0 0 V _{BGR} Note 4 V _{TMP525} Note 4		V _{DD} EV _{VDD0} V	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

Note 4. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

2.6.6 LVD circuit characteristics

(1) Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Voltage detection threshold	Supply voltage level	VLVD0	Rising edge	3.98	4.06	4.14	V	
			Falling edge	3.90	3.98	4.06	V	
		VLVD1	Rising edge	3.68	3.75	3.82	V	
			Falling edge	3.60	3.67	3.74	V	
		VLVD2	Rising edge	3.07	3.13	3.19	V	
			Falling edge	3.00	3.06	3.12	V	
		VLVD3	Rising edge	2.96	3.02	3.08	V	
			Falling edge	2.90	2.96	3.02	V	
		VLVD4	Rising edge	2.86	2.92	2.97	V	
			Falling edge	2.80	2.86	2.91	V	
		VLVD5	Rising edge	2.76	2.81	2.87	V	
			Falling edge	2.70	2.75	2.81	V	
		VLVD6	Rising edge	2.66	2.71	2.76	V	
			Falling edge	2.60	2.65	2.70	V	
		VLVD7	Rising edge	2.56	2.61	2.66	V	
			Falling edge	2.50	2.55	2.60	V	
		VLVD8	Rising edge	2.45	2.50	2.55	V	
			Falling edge	2.40	2.45	2.50	V	
		VLVD9	Rising edge	2.05	2.09	2.13	V	
			Falling edge	2.00	2.04	2.08	V	
		VLVD10	Rising edge	1.94	1.98	2.02	V	
			Falling edge	1.90	1.94	1.98	V	
		VLVD11	Rising edge	1.84	1.88	1.91	V	
			Falling edge	1.80	1.84	1.87	V	
		VLVD12	Rising edge	1.74	1.77	1.81	V	
			Falling edge	1.70	1.73	1.77	V	
		VLVD13	Rising edge	1.64	1.67	1.70	V	
			Falling edge	1.60	1.63	1.66	V	
Minimum pulse width		tLW		300			μs	
Detection delay time						300	μs	

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products(TA = -40 to +105°C, 2.4 V ≤ EV_{D0} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{S0} = 0 V)(2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD2 Note 2	HALT mode HS (high-speed main) mode Note 7	f _{HOCO} = 64 MHz, f _{IH} = 32 MHz Note 4	V _{DD} = 5.0 V		0.80	4.36		mA
				V _{DD} = 3.0 V		0.80	4.36		
			f _{HOCO} = 32 MHz, f _{IH} = 32 MHz Note 4	V _{DD} = 5.0 V		0.49	3.67		
				V _{DD} = 3.0 V		0.49	3.67		
			f _{HOCO} = 48 MHz, f _{IH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.62	3.42		
				V _{DD} = 3.0 V		0.62	3.42		
			f _{HOCO} = 24 MHz, f _{IH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.4	2.85		
				V _{DD} = 3.0 V		0.4	2.85		
			f _{HOCO} = 16 MHz, f _{IH} = 16 MHz Note 4	V _{DD} = 5.0 V		0.37	2.08		
				V _{DD} = 3.0 V		0.37	2.08		
		HS (high-speed main) mode Note 7	f _{MX} = 20 MHz Note 3, V _{DD} = 5.0 V	Square wave input		0.28	2.45		mA
				Resonator connection		0.40	2.57		
			f _{MX} = 20 MHz Note 3, V _{DD} = 3.0 V	Square wave input		0.28	2.45		
				Resonator connection		0.40	2.57		
			f _{MX} = 10 MHz Note 3, V _{DD} = 5.0 V	Square wave input		0.19	1.28		
				Resonator connection		0.25	1.36		
		Subsystem clock operation	f _{MX} = 10 MHz Note 3, V _{DD} = 3.0 V	Square wave input		0.19	1.28		μA
				Resonator connection		0.25	1.36		
			f _{SUB} = 32.768 kHz Note 5, TA = -40°C	Square wave input		0.25	0.57		
				Resonator connection		0.44	0.76		
			f _{SUB} = 32.768 kHz Note 5, TA = +25°C	Square wave input		0.30	0.57		
				Resonator connection		0.49	0.76		
			f _{SUB} = 32.768 kHz Note 5, TA = +50°C	Square wave input		0.36	1.17		
				Resonator connection		0.59	1.36		
			f _{SUB} = 32.768 kHz Note 5, TA = +70°C	Square wave input		0.49	1.97		
				Resonator connection		0.72	2.16		
		STOP mode Note 8	f _{SUB} = 32.768 kHz Note 5, TA = +85°C	Square wave input		0.97	3.37		μA
				Resonator connection		1.16	3.56		
			f _{SUB} = 32.768 kHz Note 5, TA = +105°C	Square wave input		3.20	17.10		
				Resonator connection		3.40	17.50		
			TA = -40°C			0.18	0.51		
			TA = +25°C			0.24	0.51		
			TA = +50°C			0.29	1.10		
			TA = +70°C			0.41	1.90		
			TA = +85°C			0.90	3.30		
			TA = +105°C			3.10	17.00		

(Notes and Remarks are listed on the next page.)

Note 1. Total current flowing into V_{DD}, EV_{DD0}, and EV_{DD1}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, and EV_{DD1}, or V_{SS}, EV_{SS0}, and EV_{SS1}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.

Note 3. When high-speed system clock and subsystem clock are stopped.

Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.

Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 32 MHz

2.4 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 16 MHz

Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 2. f_{HOCO}: High-speed on-chip oscillator clock frequency (64 MHz max.)


Remark 3. f_H: High-speed on-chip oscillator clock frequency (32 MHz max.)


Remark 4. f_{SUB}: Subsystem clock frequency (XT1 clock oscillation frequency)

Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C



Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)






TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1,
TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1



R5F104GKAFB, R5F104GLAFB
R5F104GKGFB, R5F104GLGFB



R5F104PKAFB, R5F104PLAFB

R5F104PKGFB, R5F104PLGFB

