



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104bcdfp-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

	(PIORU, I) are set to				(1/2
		44-pin	48-pin	52-pin	64-pin
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx
		(x = F to H, J)	(x = F to H, J)	(x = F to H, J)	(x = F to H, J)
Code flash me	emory (KB)	96 to 256	96 to 256	96 to 256	96 to 256
Data flash me	emory (KB)	8	8	8	8
RAM (KB)		12 to 24 Note	12 to 24 Note	12 to 24 Note	12 to 24 Note
Address space	e	1 MB			
Main system clock	High-speed system clock	X1 (crystal/ceramic) os HS (high-speed main) HS (high-speed main) LS (low-speed main) n LV (low-voltage main)	mode: 1 to 20 MHz (V mode: 1 to 16 MHz (V node: 1 to 8 MHz (V	/DD = 2.4 to 5.5 V), DD = 1.8 to 5.5 V),	CLK)
	High-speed on-chip oscillator clock (fiH)	HS (high-speed main) HS (high-speed main) LS (low-speed main) n LV (low-voltage main)	mode: 1 to 16 MHz (V node: 1 to 8 MHz (VD	DD = 2.4 to 5.5 V), D = 1.8 to 5.5 V),	
Subsystem clo	ock	XT1 (crystal) oscillation	n, external subsystem o	clock input (EXCLKS) 32	2.768 kHz
Low-speed on	n-chip oscillator clock	15 kHz (TYP.): VDD = 1	.6 to 5.5 V		
General-purpo	ose register	8 bits \times 32 registers (8	bits \times 8 registers \times 4 ba	anks)	
Minimum instr	ruction execution time	0.03125 μs (High-spee	d on-chip oscillator clo	ck: fiн = 32 MHz operat	ion)
		0.05 µs (High-speed s	ystem clock: fmx = 20 M	IHz operation)	
		30.5 µs (Subsystem cl	ock: fsuв = 32.768 kHz	operation)	
Instruction set	ı	Multiplication and Act	/logical operation (8/16 < 8 bits, 16 bits × 16 bits cumulation (16 bits × 16	s), Division (16 bits ÷ 16	
I/O port	Total	40	44	48	58
	CMOS I/O	31	34	38	48
	CMOS input	5	5	5	5
	CMOS output	—	1	1	1
	N-ch open-drain I/O (6 V tolerance)	4	4	4	4
Timer	16-bit timer	8 channels (TAU: 4 channels, Time	er RJ: 1 channel, Timer	r RD: 2 channels, Timer	RG: 1 channel)
	Watchdog timer	1 channel			
	Real-time clock (RTC)	1 channel			
		1 channel			
	12-bit interval timer	i channei			
	12-bit interval timer Timer output	Timer outputs: 14 char PWM outputs: 9 chann			

(Note is listed on the next page.)

RENESAS

							•
Items	Symbol	Conditions	3	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0.8 EVDD0		EVDD0	V
	VIH2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	2.2		EVDD0	V
		P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	2.0		EVDD0	V
			TTL input buffer 1.6 V ≤ EVpdo < 3.3 V	1.5		EVDD0	V
	Vінз	P20 to P27, P150 to P156	·	0.7 Vdd		Vdd	V
	VIH4	P60 to P63		0.7 EVDD0		6.0	V
	VIH5 P121 to P124, P137, EXCLK, EXCLKS, RESET 0.8 Vdd Vdd	Vdd	V				
Input voltage, low	VIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		0.2 EVDD0	V
	VIL2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	0		0.8	V
		P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V
,por volugo, iow			TTL input buffer $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20 to P27, P150 to P156		0		0.3 Vdd	V
	VIL4	P60 to P63		0		0.3 EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EX	CLKS, RESET	0		0.2 VDD	V

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(3/5)


Caution The maximum value of VIH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.




- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- **Note 8.** Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fcLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C




AC Timing Test Points




External System Clock Timing



TI/TO Timing





TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB




Description	0		0					1)((),		11.2
Parameter	Symbol		Conditions	HS (high-spee mode	d main)	LS (low-speed mode	l main)	LV (low-voltage mode	e main)	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SSI00 setup time	tssik	DAPmn = 0	$2.7~V \leq EV_{DD0} \leq 5.5~V$	120		120		120		ns
			$1.8~V \leq EV_{DD0} \leq 5.5~V$	200		200		200		ns
			$1.7~V \leq EV_{DD0} \leq 5.5~V$	400		400		400		ns
			$1.6~V \leq EV_{DD0} \leq 5.5~V$	—		400		400		ns
		DAPmn = 1	$2.7~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	1/fмск + 200		1/fмск + 200		1/fмск + 200		ns
			$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	1/fмск + 400		1/fмск + 400		1/fмск + 400		ns
			$1.6~V \leq EV_{DD0} \leq 5.5~V$	—		1/fмск + 400		1/fмск + 400		ns
SSI00 hold time	tĸssi	DAPmn = 0	$2.7~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	1/fмск + 200		1/fмск + 200		1/fмск + 200		ns
			$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	1/fмск + 400		1/fмск + 400		1/fмск + 400		ns
			$1.6~V \leq EV_{DD0} \leq 5.5~V$	—		1/fмск + 400		1/fмск + 400		ns
		DAPmn = 1	$2.7~V \leq EV_{DD0} \leq 5.5~V$	120		120		120		ns
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	200		200		200		ns
			$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	400		400		400		ns
			1.6 V ≤ EVDD0 ≤ 5.5 V	—		400		400		ns

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

CSI mode connection diagram (during communication at same potential)



CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) **Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(2/2)

Parameter	Symbol		Conditions		-speed main) node	•	-speed main) mode	•	oltage main) node	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		transmission	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 1.4 kΩ, V_b = 2.7 V		2.8 Note 2		2.8 Note 2		2.8 Note 2	Mbps
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}$		Note 3		Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 kΩ, V_b = 2.3 V		1.2 Note 4		1.2 Note 4		1.2 Note 4	Mbps
			$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$		Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 kΩ, V_b = 1.6 V		0.43 Note 7		0.43 Note 7		0.43 Note 7	Mbps

Note 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $4.0 \text{ V} \le \text{EV}\text{DD0} \le 5.5 \text{ V}$ and $2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V}$

1

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{|V_b|})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides

Note 2.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

Note 3. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EVDD0 < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol		Conditions	HS (high-s main) mo		LS (low-speed mode		LV (low-vo main) mo	•	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t КСҮ1	tксү1 ≥ 4/fc∟к		300		1150		1150		ns
			$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	500		1150		1150		ns
				1150		1150		1150		ns
SCKp high-level width	tкнı	$4.0 V \le EV_{DD0}$ 2.7 V $\le V_b \le 4$ C _b = 30 pF, Rb	.0 V,	tксү1/2 - 75		tксү1/2 - 75		tксү1/2 - 75		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq 2 \\ C_{b} = 30 \ pF, \ R_{b} \end{array}$.7 V,	tксү1/2 - 170		tксү1/2 - 170		tксү1/2 - 170		ns
		$1.8 V \le EV_{DD0}$ $1.6 V \le V_b \le 2.0$ $C_b = 30 \text{ pF, Rb}$	0 V Note,	tксү1/2 - 458		tксү1/2 - 458		tксү1/2 - 458		ns
SCKp low-level width	tĸ∟1	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \\ 2.7 \ V \leq V_b \leq 4. \\ C_b = 30 \ pF, \ R_b \end{array}$.0 V,	tксү1/2 - 12		tксү1/2 - 50		tксү1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq 2 \\ C_{b} = 30 \ pF, \ R_{b} \end{array}$.7 V,	tксү1/2 - 18		tксү1/2 - 50		tксү1/2 - 50		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD0} \\ 1.6 \ V \leq V_b \leq 2. \\ C_b = 30 \ pF, \ R_b \end{array}$	0 V ^{Note} ,	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Note Use it with $EVDD0 \ge Vb$.

(Remarks are listed two pages after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Parameter	Symbol	Conditions	HS (high-speed r mode	nain)	LS (low-speed m mode	nain)	LV (low-voltage r mode	main)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1/fмск + 135 Note 3		1/fмск + 190 Note 3		1/fмск + 190 Note 3		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/fмск + 190 Note 3		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/f _{MCK} + 190 Note 3		ns
		$\begin{array}{l} 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_{b} \leq 2.0 \; V \; ^{Note 2}, \\ C_{b} = 100 \; pF, \; R_{b} = 5.5 \; k\Omega \end{array}$	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/fмск + 190 Note 3		ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	305	0	305	0	305	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	355	0	355	0	355	ns
		$ \begin{split} & 1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ & 1.6 \; \text{V} \leq \text{V}_{b} \leq 2.0 \; \text{V} \; ^{\text{Note 2}}, \\ & \text{C}_{b} = 100 \; \text{pF}, \; \text{R}_{b} = 5.5 \; \text{k}\Omega \end{split} $	0	405	0	405	0	405	ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(2/2)

Note 1. The value must also be equal to or less than fmck/4.

Note 2. Use it with $EV_{DD0} \ge V_b$.

Note 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



(2) Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol		Con	ditions	MIN.	TYP.	MAX.	Unit
Voltage detection	VLVDA0	VPOC2,	, VPOC1, VPOC0 = 0, 0, 0, f	alling reset voltage	1.60	1.63	1.66	V
threshold	VLVDA1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB0	VPOC2,	, VPOC1, VPOC0 = 0, 0, 1, f	alling reset voltage	1.80	1.84	1.87	V
	VLVDB1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2	-	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
VĽ	VLVDB3	-	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC2, VPOC1, VPOC0 = 0, 1, 0, falling reset voltage				2.45	2.50	V
	VLVDC1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	VPOC2,	VPOC1, VPOC0 = 0, 1, 1, f	alling reset voltage	2.70	2.75	2.81	V
	VLVDD1	-	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	VLVDD3	1	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

2.6.7 Power supply voltage rising slope characteristics

(TA = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.4 AC Characteristics.



3.3 DC Characteristics

3.3.1 Pin characteristics

$(Ta = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EVDD0 = EVDD1 \le VDD \le 5.5 \text{ V}, \text{ Vss} = EVss0 = EVss1 = 0 \text{ V})$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$			-3.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$			-30.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			-10.0	mA
		(When duty \leq 70% ^{Note 3})	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			-5.0	mA
		Total of P05, P06, P10 to P17,	$4.0~V \le EV_{DD0} \le 5.5~V$			-30.0	mA
		P30, P31, P50 to P57,	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			-19.0	mA
		P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147 (When duty ≤ 70% ^{Note 3})	2.4 V ≤ EVDD0 < 2.7 V			-10.0	mA
		Total of all pins (When duty \leq 70% ^{Note 3})	$2.4 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$			-60.0	mA
	Іон2	Per pin for P20 to P27, P150 to P156	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			-0.1 Note 2	mA
		Total of all pins (When duty \leq 70% ^{Note 3})	$2.4~V \le V \text{DD} \le 5.5~V$			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IOH = -10.0 mA Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.



	-	$\mathbf{E}\mathbf{V}\mathbf{D}\mathbf{D}0 = \mathbf{E}\mathbf{V}\mathbf{D}\mathbf{D}1 \leq \mathbf{V}\mathbf{D}\mathbf{D} \leq 5.3 \mathbf{V},$,			(4/:
Items	Symbol	Condition	IS	MIN.	TYP.	MAX.	Unit
Output voltage, high	Voh1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	$\begin{array}{l} 4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ \\ \text{IOH1} = -3.0 \text{ mA} \end{array}$	EVDD0 - 0.7			V
		P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110,	2.7 V ≤ EVDD0 ≤ 5.5 V, Іон1 = -2.0 mA	EVDD0 - 0.6			V
		P111, P120, P130, P140 to P147	2.4 V ≤ EVDD0 ≤ 5.5 V, Іон1 = -1.5 mA	EVDD0 - 0.5			V
	Voh2	P20 to P27, P150 to P156	2.4 V ≤ Vdd ≤ 5.5 V, Ioh2 = -100 μA	Vdd - 0.5			V
Output voltage, low	Vol1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 8.5 \text{ mA}$			0.7	V
		P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110,	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL1}} = 3.0 \ \text{mA} \end{array}$			0.6	V
		P111, P120, P130, P140 to P147	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 1.5 mA			0.4	V
			$\begin{array}{l} 2.4 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL1}} = 0.6 \ \text{mA} \end{array}$			0.4	V
	Vol2	P20 to P27, P150 to P156	$\begin{array}{l} 2.4 \ V \leq V \text{dd} \leq 5.5 \ V, \\ I \text{OL2} = 400 \ \mu A \end{array}$			0.4	V
	Vol3	P60 to P63	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 15.0 mA			2.0	V
			$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 5.0 \text{ mA}$			0.4	V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL3}} = 3.0 \ \text{mA} \end{array}$			0.4	V
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 2.0 mA			0.4	V

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.




Items	Symbol	Conditi	ons		MIN.	TYP.	MAX.	Unit
Input leakage cur- rent, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVDDO)			1	μΑ
	Ilih2	P20 to P27, P137, P150 to P156, RESET	VI = VDD				1	μA
	Ішнз	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
				In resonator con- nection			10	μA
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVsso				-1	μΑ
	Ilil2	P20 to P27, P137, P150 to P156, RESET	VI = Vss				-1	μA
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
				In resonator con- nection			-10	μA
On-chip pull-up resistance	Ru	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVsso	, In input port	10	20	100	kΩ

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


(5/5)




UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





Remark 1. Rb[Ω]: Communication line (TxDq) pull-up resistance,

Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



3.6.6 LVD circuit characteristics

(1) Reset Mode and Interrupt Mode


(TA = -40 to +105°C, VPDR \leq VDD \leq 5.5 V, VSS = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Voltage detection	Supply voltage level	VLVD0	Rising edge	3.90	4.06	4.22	V
threshold			Falling edge	3.83	3.98	4.13	V
		VLVD1	Rising edge	3.60	3.75	3.90	V
			Falling edge	3.53	3.67	3.81	V
		VLVD2	Rising edge	3.01	3.13	3.25	V
			Falling edge	2.94	3.06	3.18	V
		VLVD3	Rising edge	2.90	3.02	3.14	V
			Falling edge	2.85	2.96	3.07	V
		VLVD4	Rising edge	2.81	2.92	3.03	V
			Falling edge	2.75	2.86	2.97	V
		Vlvd5	Rising edge	2.70	2.81	2.92	V
			Falling edge	2.64	2.75	2.86	V
		VLVD6	Rising edge	2.61	2.71	2.81	V
			Falling edge	2.55	2.65	2.75	V
		VLVD7	Rising edge	2.51	2.61	2.71	V
			Falling edge	2.45	2.55	2.65	V
Minimum pulse width		tlw		300			μs
Detection delay time						300	μs



4.3 36-pin products

R5F104CAALA, R5F104CCALA, R5F104CDALA, R5F104CEALA, R5F104CFALA, R5F104CGALA R5F104CAGLA, R5F104CCGLA, R5F104CDGLA, R5F104CEGLA, R5F104CFGLA, R5F104CGGLA




©2012 Renesas Electronics Corporation. All rights reserved.



R5F104LCALA, R5F104LDALA, R5F104LEALA, R5F104LFALA, R5F104LGALA, R5F104LHALA, R5F104LJALA R5F104LKALA, R5F104LLALA


R5F104LCGLA,R5F104LDGLA, R5F104LEGLA, R5F104LFGLA, R5F104LGGLA, R5F104LHGLA, R5F104LJGLA R5F104LKGLA, R5F104LLGLA



© 2011 Renesas Electronics Corporation. All rights reserved.

RENESAS

R5F104MKAFB, R5F104MLAFB R5F104MKGFB, R5F104MLGFB






4.10 100-pin products

R5F104PFAFB, R5F104PGAFB, R5F104PHAFB, R5F104PJAFB R5F104PFDFB, R5F104PGDFB, R5F104PHDFB, R5F104PJDFB R5F104PFGFB, R5F104PGGFB, R5F104PHGFB, R5F104PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69	



©2012 Renesas Electronics Corporation. All rights reserved.



REVISION HISTORY

RL78/G14 Datasheet

Boy	Data		Description	
Rev. Date –		Page	Summary	
0.01	Feb 10, 2011	—	First Edition issued	
0.02	May 01, 2011	1 to 2	1.1 Features revised	
		3	1.2 Ordering Information revised	
		4 to 13	1.3 Pin Configuration (Top View) revised	
		14	1.4 Pin Identification revised	
		15 to 17	1.5.1 30-pin products to 1.5.3 36-pin products revised	
		23 to 26	1.6 Outline of Functions revised	
0.03	Jul 28, 2011	1	1.1 Features revised	
1.00	1.00 Feb 21, 2012 1 to 41 t		1. OUTLINE revised	
			2. ELECTRICAL SPECIFICATIONS added	
2.00	Oct 25, 2013	1	Modification of 1.1 Features	
		3 to 8	Modification of 1.2 Ordering Information	
		9 to 22	Modification of package type in 1.3 Pin Configuration (Top View)	
		34 to 43	Modification of description of subsystem clock in 1.6 Outline of Functions	
		34 to 43	Modification of description of timer output in 1.6 Outline of Functions	
		34 to 43	Modification of error of data transfer controller in 1.6 Outline of Functions	
		34 to 43	Modification of error of event link controller in 1.6 Outline of Functions	
		45, 46	Modification of description of Tables in 2.1 Absolute Maximum Ratings	
		47	Modification of Tables, notes, cautions, and remarks in 2.2 Oscillator Characteristics	
		48	Modification of error of conditions of high level input voltage in 2.3.1 Pin characteristics	
		49	Modification of error of conditions of low level output voltage in 2.3.1 Pin characteristics	
		53 to 62	Modification of Notes and Remarks in 2.3.2 Supply current characteristics	
		65, 66	Addition of Minimum Instruction Execution Time during Main System Clock Operation	
		67 to 69	Addition of AC Timing Test Points	
		70 to 97	Addition of LS mode and LV mode characteristics in 2.5.1 Serial array unit	
		98 to 101	Addition of LS mode and LV mode characteristics in 2.5.2 Serial interface IICA	
		102 to 105	Addition of characteristics about conversion of internal reference voltage and temperature sensor in 2.6.1 A/D converter characteristics	
		107	Addition of characteristic in 2.6.4 Comparator	
		107	Deletion of detection delay in 2.6.5 POR circuit characteristics	
		109	Modification of 2.6.7 Power supply voltage rising slope characteristics	
		110	Modification of 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics	
		110	Addition of characteristic in 2.8 Flash Memory Programming Characteristics	
		111	Addition of description in 2.10 Timing for Switching Flash Memory Programming Modes	

Notice 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics

products.

11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 **Renesas Electronics Europe Limited** Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Non-sease Lectronics nong round Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +55-631-30200, Fax: +65-6213-0300 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207. Block B. Menara Amcorp. Amco Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141