

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104bcgfp-50

(3/5)


Pin count	Package	Fields of Application Note	Ordering Part Number
48 pins	48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)	A	R5F104GAAFB#V0, R5F104GCAFB#V0, R5F104GDAFB#V0, R5F104GEAFB#V0, R5F104GFAFB#V0, R5F104GGAFB#V0, R5F104GHAFB#V0, R5F104GJAFB#V0 R5F104GAAFB#X0, R5F104GCAFB#X0, R5F104GDAFB#X0, R5F104GEAFB#X0, R5F104GFAFB#X0, R5F104GGAFB#X0, R5F104GHAFB#X0, R5F104GJAFB#X0 R5F104GKAFB#30, R5F104GLAFB#30 R5F104GKAFB#50, R5F104GLAFB#50
		D	R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GEDFB#V0, R5F104GFDFB#V0, R5F104GGDFB#V0, R5F104GHDFB#V0, R5F104GJDFB#V0 R5F104GADFB#X0, R5F104GCDFB#X0, R5F104GDDFB#X0, R5F104GEDFB#X0, R5F104GFDFB#X0, R5F104GGDFB#X0, R5F104GHDFB#X0, R5F104GJDFB#X0
		G	R5F104GAGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GEGFB#V0, R5F104GFGFB#V0, R5F104GGGFB#V0, R5F104GHGFB#V0, R5F104GJGFB#V0 R5F104GAGFB#X0, R5F104GCGFB#X0, R5F104GDGFB#X0, R5F104GEGFB#X0, R5F104GFGFB#X0, R5F104GGGFB#X0, R5F104GHGFB#X0, R5F104GJGFB#X0 R5F104GKGFB#30, R5F104GLGFB#30 R5F104GKGFB#50, R5F104GLGFB#50
	48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)	A	R5F104GAANA#U0, R5F104GCANA#U0, R5F104GDANA#U0, R5F104GEANA#U0, R5F104GFANA#U0, R5F104GGANA#U0, R5F104GHANA#U0, R5F104GJANA#U0 R5F104GAANA#W0, R5F104GCANA#W0, R5F104GDANA#W0, R5F104GEANA#W0, R5F104GFANA#W0, R5F104GGANA#W0, R5F104GHANA#W0, R5F104GJANA#W0 R5F104GKANA#U0, R5F104GLANA#U0 R5F104GKANA#W0, R5F104GLANA#W0
		D	R5F104GADNA#U0, R5F104GCDNA#U0, R5F104GDDNA#U0, R5F104GEDNA#U0, R5F104GFDNA#U0, R5F104GGDNA#U0, R5F104GHDNA#U0, R5F104GJDNA#U0 R5F104GADNA#W0, R5F104GCDNA#W0, R5F104GDDNA#W0, R5F104GEDNA#W0, R5F104GFDNA#W0, R5F104GGDNA#W0, R5F104GHDNA#W0, R5F104GJDNA#W0
		G	R5F104GAGNA#U0, R5F104GCGNA#U0, R5F104GDGNA#U0, R5F104GEGNA#U0, R5F104GFGNA#U0, R5F104GGGNA#U0, R5F104GHGNA#U0, R5F104GJGNA#U0 R5F104GAGNA#W0, R5F104GCGNA#W0, R5F104GDGNA#W0, R5F104GEGNA#W0, R5F104GFGNA#W0, R5F104GGGNA#W0, R5F104GHGNA#W0, R5F104GJGNA#W0 R5F104GKGNA#U0, R5F104GLGNA#U0 R5F104GKGNA#W0, R5F104GLGNA#W0
	52 pins	A	R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0, R5F104JGAFA#V0, R5F104JHAFA#V0, R5F104JJFAFA#V0 R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JEAFA#X0, R5F104JFAFA#X0, R5F104JGAFA#X0, R5F104JHAFA#X0, R5F104JJFAFA#X0
		D	R5F104JC DFA#V0, R5F104JDDFA#V0, R5F104JEDFA#V0, R5F104JFDFA#V0, R5F104JG DFA#V0, R5F104JHDFA#V0, R5F104JJ DFA#V0 R5F104JC DFA#X0, R5F104JDDFA#X0, R5F104JEDFA#X0, R5F104JFDFA#X0, R5F104JG DFA#X0, R5F104JHDFA#X0, R5F104JJ DFA#X0
		G	R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0, R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0 R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0, R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0

Note For the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.4 40-pin products

- 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.


Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

Remark 3. It is recommended to connect an exposed die pad to Vss.

- 100-pin plastic LQFP (14 × 20 mm, 0.65 mm pitch)



Note Mounted on the 384 KB or more code flash memory products.

Caution 1. Make EV_{ss0}, EV_{ss1} pins the same potential as V_{ss} pin.

Caution 2. Make V_{dd} pin the potential that is higher than EV_{dd0}, EV_{dd1} pins (EV_{dd0} = EV_{dd1}).


Caution 3. Connect the REGC pin to V_{ss} pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see **1.4 Pin Identification**.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{dd}, EV_{dd0} and EV_{dd1} pins and connect the V_{ss}, EV_{ss0} and EV_{ss1} pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.5.2 32-pin products



Note Mounted on the 96 KB or more code flash memory products.

- Note** The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.
R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H
For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

Item	80-pin	100-pin	
	R5F104Mx (x = K, L)	R5F104Px (x = K, L)	
Code flash memory (KB)	384 to 512	384 to 512	
Data flash memory (KB)	8	8	
RAM (KB)	32 to 48 Note	32 to 48 Note	
Address space	1 MB		
Main system clock	High-speed system clock X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)		
	High-speed on-chip oscillator clock (f_{IH}) HS (high-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)		
Subsystem clock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz		
Low-speed on-chip oscillator clock	15 kHz (TYP.): $V_{DD} = 1.6$ to 5.5 V		
General-purpose register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)		
Minimum instruction execution time	0.03125 μ s (High-speed on-chip oscillator clock: $f_{IH} = 32$ MHz operation) 0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation) 30.5 μ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)		
Instruction set	<ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) • Multiplication and Accumulation (16 bits × 16 bits + 32 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 		
I/O port	Total CMOS I/O CMOS input CMOS output N-ch open-drain I/O (6 V tolerance)	74 64 5 1 4	92 82 5 1 4
Timer	16-bit timer Watchdog timer Real-time clock (RTC) 12-bit interval timer Timer output RTC output	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel) 1 channel 1 channel 1 channel Timer outputs: 18 channels PWM outputs: 12 channels 1 • 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)	

Note In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)

This chapter describes the following electrical specifications.

Target products A: Consumer applications TA = -40 to +85°C

R5F104xxAxx

D: Industrial applications TA = -40 to +85°C

R5F104xxDxx

G: Industrial applications when TA = -40 to +105°C products is used in the range of TA = -40 to +85°C

R5F104xxGxx

Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with Vss.

Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.

Absolute Maximum Ratings

(2/2)

Parameter	Symbols	Conditions		Ratings	Unit
Output current, high	IOH1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins -170 mA	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
	IOL2	Per pin	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
		Total of all pins	P20 to P27, P150 to P156	-0.5	mA
Output current, low	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
	IOL2	Per pin	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
		Total of all pins	P20 to P27, P150 to P156	1	mA
Operating ambient temperature	TA	In normal operation mode		-40 to +85	°C
Storage temperature	Tstg	In flash memory programming mode			

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (4/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -10.0 mA	EV _{DD0} - 1.5			V
			4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -3.0 mA	EV _{DD0} - 0.7			V
			1.8 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -1.5 mA	EV _{DD0} - 0.5			V
			1.6 V ≤ EV _{DD0} < 1.8 V, I _{OH1} = -1.0 mA	EV _{DD0} - 0.5			V
	V _{OH2}	P20 to P27, P150 to P156	1.6 V ≤ V _{DD} ≤ 5.5 V, I _{OH2} = -100 μA	V _{DD} - 0.5			V
Output voltage, low	V _{OL1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 20.0 mA			1.3	V
			4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 8.5 mA			0.7	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 3.0 mA			0.6	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 1.5 mA			0.4	V
			1.8 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 0.6 mA			0.4	V
			1.6 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 0.3 mA			0.4	V
	V _{OL2}	P20 to P27, P150 to P156	1.6 V ≤ V _{DD} ≤ 5.5 V, I _{OL2} = 400 μA			0.4	V
	V _{OL3}	P60 to P63	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 15.0 mA			2.0	V
			4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 5.0 mA			0.4	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 3.0 mA			0.4	V
			1.8 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 2.0 mA			0.4	V
			1.6 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 1.0 mA			0.4	V



Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Interrupt Request Input Timing



Key Interrupt Input Timing

RESET Input Timing

- (3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V ≤ EV_{VDD0} = EV_{VDD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{VSS0} = EV_{VSS1} = 0 V, Reference voltage (+) = V_{DD}, Reference voltage (-) = V_{SS})

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		8		10	bit
Overall error Note 1	A _{INL}	10-bit resolution 1.6 V ≤ V _{DD} ≤ 5.5 V Note 3		1.2	±7.0	LSB
Conversion time	t _{CONV}	10-bit resolution Target pin: ANI0 to ANI14, ANI16 to ANI20 3.6 V ≤ V _{DD} ≤ 5.5 V 2.7 V ≤ V _{DD} ≤ 5.5 V 1.8 V ≤ V _{DD} ≤ 5.5 V 1.6 V ≤ V _{DD} ≤ 5.5 V	2.125 3.1875 17 57		39 39 39 95	μs
		10-bit resolution Target pin: internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) 3.6 V ≤ V _{DD} ≤ 5.5 V 2.7 V ≤ V _{DD} ≤ 5.5 V 2.4 V ≤ V _{DD} ≤ 5.5 V	2.375 3.5625 17		39 39 39	μs
Zero-scale error Notes 1, 2	E _{ZS}	10-bit resolution 1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±0.60 ±0.85	%FSR
Full-scale error Notes 1, 2	E _{FS}	10-bit resolution 1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±0.60 ±0.85	%FSR
Integral linearity error Note 1	I _{LE}	10-bit resolution 1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±4.0 ±6.5	LSB
Differential linearity error Note 1	D _{LE}	10-bit resolution 1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±2.0 ±2.5	LSB
Analog input voltage	V _{A^{IN}}	ANI0 to ANI14 ANI16 to ANI20 Internal reference voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode) Temperature sensor output voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)	0 0 V _{BGR} Note 4 V _{TMP525} Note 4		V _{DD} EV _{VDD0} V	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

Note 4. Refer to **2.6.2 Temperature sensor characteristics/internal reference voltage characteristic**.

<R>

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(TA = -40 to +105°C, 2.4 V ≤ EV_{D0} = EV_{D1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{S0} = EV_{S1} = 0 V)

(2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Note 1	I _{DD2} Note 2	HALT mode HS (high-speed main) mode Note 7	f _{HOCO} = 64 MHz, f _{IH} = 32 MHz Note 4	V _{DD} = 5.0 V		0.93	5.16		mA
				V _{DD} = 3.0 V		0.93	5.16		
			f _{HOCO} = 32 MHz, f _{IH} = 32 MHz Note 4	V _{DD} = 5.0 V		0.5	4.47		
				V _{DD} = 3.0 V		0.5	4.47		
			f _{HOCO} = 48 MHz, f _{IH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.72	4.08		
				V _{DD} = 3.0 V		0.72	4.08		
			f _{HOCO} = 24 MHz, f _{IH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.42	3.51		
				V _{DD} = 3.0 V		0.42	3.51		
			f _{HOCO} = 16 MHz, f _{IH} = 16 MHz Note 4	V _{DD} = 5.0 V		0.39	2.38		
				V _{DD} = 3.0 V		0.39	2.38		
			HS (high-speed main) mode Note 7	f _{MX} = 20 MHz Note 3, V _{DD} = 5.0 V	Square wave input	0.31	2.83		mA
					Resonator connection	0.41	2.92		
				f _{MX} = 20 MHz Note 3, V _{DD} = 3.0 V	Square wave input	0.31	2.83		
					Resonator connection	0.41	2.92		
				f _{MX} = 10 MHz Note 3, V _{DD} = 5.0 V	Square wave input	0.21	1.46		
					Resonator connection	0.26	1.57		
			Subsystem clock operation	f _{SUB} = 32.768 kHz Note 5, TA = -40°C	Square wave input	0.31	0.76		μA
					Resonator connection	0.50	0.95		
				f _{SUB} = 32.768 kHz Note 5, TA = +25°C	Square wave input	0.38	0.76		
					Resonator connection	0.57	0.95		
				f _{SUB} = 32.768 kHz Note 5, TA = +50°C	Square wave input	0.47	3.59		
					Resonator connection	0.70	3.78		
			f _{SUB} = 32.768 kHz Note 5, TA = +70°C	f _{SUB} = 32.768 kHz Note 5, TA = +70°C	Square wave input	0.80	6.20		μA
					Resonator connection	1.00	6.39		
				f _{SUB} = 32.768 kHz Note 5, TA = +85°C	Square wave input	1.65	10.56		
					Resonator connection	1.84	10.75		
				f _{SUB} = 32.768 kHz Note 5, TA = +105°C	Square wave input	8.00	65.7		
					Resonator connection	8.00	65.7		
			I _{DD3} Note 6	STOP mode Note 8	TA = -40°C		0.19	0.63	μA
					TA = +25°C		0.30	0.63	
					TA = +50°C		0.41	3.47	
					TA = +70°C		0.80	6.08	
					TA = +85°C		1.53	10.44	
					TA = +105°C		6.50	67.14	

(Notes and Remarks are listed on the next page.)

- Note 5.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and I_{WDT} when the watchdog timer is in operation.
- Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and I_{AADC} when the A/D converter operates in an operation mode or the HALT mode.
- Note 7.** Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and I_{LVD} when the LVD circuit is in operation.
- Note 8.** Current flowing during programming of the data flash.
- Note 9.** Current flowing during self-programming.
- Note 10.** For shift time to the SNOOZE mode, see **23.3.3 SNOOZE mode** in the RL78/G14 User's Manual.
- Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and I_{DAC} when the D/A converter operates in an operation mode or the HALT mode.
- Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and I_{CMP} when the comparator circuit is in operation.
- Note 13.** A comparator and D/A converter are provided in products with 96 KB or more code flash memory.

Remark 1. f_{IL}: Low-speed on-chip oscillator clock frequency

Remark 2. f_{SUB}: Subsystem clock frequency (XT1 clock oscillation frequency)

Remark 3. f_{CLOCK}: CPU/peripheral hardware clock frequency

Remark 4. Temperature condition of the TYP. value is TA = 25°C

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		Unit
				MIN.	MAX.	
SCKp cycle time	tkCY1	tkCY1 ≥ 4/fCLK	2.7 V ≤ EV _{DD0} ≤ 5.5 V	250		ns
			2.4 V ≤ EV _{DD0} ≤ 5.5 V	500		ns
SCKp high-/low-level width	tkH1, tkL1	4.0 V ≤ EV _{DD0} ≤ 5.5 V		tkCY1/2 - 24		ns
		2.7 V ≤ EV _{DD0} ≤ 5.5 V		tkCY1/2 - 36		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		tkCY1/2 - 76		ns
Slp setup time (to SCKp↑) Note 1	tSIK1	4.0 V ≤ EV _{DD0} ≤ 5.5 V		66		ns
		2.7 V ≤ EV _{DD0} ≤ 5.5 V		66		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		113		ns
Slp hold time (from SCKp↓) Note 2	tKS1			38		ns
Delay time from SCKp↓ to SOp output Note 3	tKS01	C = 30 pF Note 4			50	ns

Note 1. When DAP_{Mn} = 0 and CKP_{Mn} = 0, or DAP_{Mn} = 1 and CKP_{Mn} = 1. The Slp setup time becomes “to SCKp↓” when DAP_{Mn} = 0 and CKP_{Mn} = 1, or DAP_{Mn} = 1 and CKP_{Mn} = 0.

Note 2. When DAP_{Mn} = 0 and CKP_{Mn} = 0, or DAP_{Mn} = 1 and CKP_{Mn} = 1. The Slp hold time becomes “from SCKp↓” when DAP_{Mn} = 0 and CKP_{Mn} = 1, or DAP_{Mn} = 1 and CKP_{Mn} = 0.

Note 3. When DAP_{Mn} = 0 and CKP_{Mn} = 0, or DAP_{Mn} = 1 and CKP_{Mn} = 1. The delay time to SOp output becomes “from SCKp↑” when DAP_{Mn} = 0 and CKP_{Mn} = 1, or DAP_{Mn} = 1 and CKP_{Mn} = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)

Remark 2. fmCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (simplified I²C mode)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
SCL _r clock frequency	f _{SCL}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ		400 Note 1	kHz
		2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ		100 Note 1	kHz
Hold time when SCL _r = "L"	t _{LOW}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	1200		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	4600		ns
Hold time when SCL _r = "H"	t _{HIGH}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	1200		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	4600		ns
Data setup time (reception)	t _{SU: DAT}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} + 220 Note 2		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1/f _{MCK} + 580 Note 2		ns
Data hold time (transmission)	t _{HD: DAT}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	0	770	ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	0	1420	ns

Note 1. The value must also be equal to or less than f_{MCK}/4.**Note 2.** Set the f_{MCK} value to keep the hold time of SCL_r = "L" and SCL_r = "H".

Caution Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 30- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCL_r pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


(1/2)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
SCL _r clock frequency	f _{SCL}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ		400 Note 1	kHz
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ		400 Note 1	kHz
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ		100 Note 1	kHz
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ		100 Note 1	kHz
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ		100 Note 1	kHz
Hold time when SCL _r = "L"	t _{LOW}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	1200		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	1200		ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	4600		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	4600		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	4650		ns
Hold time when SCL _r = "H"	t _{HIGH}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	620		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	500		ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	2700		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	2400		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	1830		ns

4.2 32-pin products


R5F104BAANA, R5F104BCANA, R5F104BDANA, R5F104BEANA, R5F104BFANA, R5F104BGANA
 R5F104BADNA, R5F104BCDNA, R5F104BDDNA, R5F104BEDNA, R5F104BFDNA, R5F104BGDNA
 R5F104BAGNA, R5F104BCGNA, R5F104BDGNA, R5F104BEGNA, R5F104BFGNA, R5F104BGGNA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN32-5x5-0.50	PWQN0032KB-A	P32K8-50-3B4-4	0.06



R5F104LCAFP, R5F104LDAFP, R5F104LEAFP, R5F104LFAFP, R5F104LG AFP, R5F104LHAFP, R5F104LJ AFP
 R5F104LCDFP, R5F104LDDFP, R5F104LEDFP, R5F104LFDFP, R5F104LGDFP, R5F104LHD FP, R5F104LJD FP
 R5F104LCGFP, R5F104LDGFP, R5F104LEGFP, R5F104LFGFP, R5F104LGGFP, R5F104LHGFP, R5F104LJGFP


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-14x14-0.80	PLQP0064GA-A	P64GC-80-GBW-1	0.7



© 2012 Renesas Electronics Corporation. All rights reserved.

R5F104PKAFB, R5F104PLAFB

R5F104PKGFB, R5F104PLGFB



REVISION HISTORY		RL78/G14 Datasheet	
Rev.	Date	Description	
		Page	Summary
2.00	Oct 25, 2013	112 to 169 171 to 187	Addition of CHAPTER 3 ELECTRICAL SPECIFICATIONS Modification of 4.1 30-pin products to 4.10 100-pin products
3.00	Feb 07, 2014	All 1 2 3 6 to 8 15, 16 17 18, 19 20 21, 22 35, 37, 39, 41, 43, 45, 47 42, 43 46, 47 65 to 68 118 137 to 140 180 189, 190 191 193 to 195 198, 199 201, 202	Addition of products with maximum 512 KB flash ROM and 48 KB RAM Modification of 1.1 Features Modification of ROM, RAM capacities and addition of note 3 Modification of Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14 Addition of part number Modification of 1.3.6 48-pin products Modification of 1.3.7 52-pin products Modification of 1.3.8 64-pin products Modification of 1.3.9 80-pin products Modification of 1.3.10 100-pin products Modification of operating ambient temperature in 1.6 Outline of Functions Addition of table of 48-pin, 52-pin, 64-pin products (code flash memory 384 KB to 512 KB) Addition of table of 80-pin, 100-pin products (code flash memory 384 KB to 512 KB) Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products Modification of 2.7 Data Memory Retention Characteristics Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products Modification of 3.7 Data Memory Retention Characteristics Addition and modification of 4.6 48-pin products Modification of 4.7 52-pin products Addition and modification of 4.8 64-pin products Addition and modification of 4.9 80-pin products Addition and modification of 4.10 100-pin products
3.20	Jan 05, 2015	p.2 p.6 p.6 to 8 p.17 p.36, 39, 42, 45, 48, 50, 52 p.46, 48 p.47 p.62, 64, 66, 68, 70, 72	Deletion of R5F104JK and R5F104JL from the list of ROM and RAM capacities and modification of note Deletion of ordering part numbers of R5F104JK and R5F104JL from 52-pin plastic LQFP package in 1.2 Ordering Information Deletion of note 2 in 1.2 Ordering Information Deletion of note 2 in 1.3.7 52-pin products Modification of description in 1.6 Outline of Functions Deletion of description of 52-pin in 1.6 Outline of Functions Modification of note of 1.6 Outline of Functions Modification of specifications in 2.3.2 Supply current characteristics