

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	32-HWQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104bdana-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(5/5)

Pin count	Package	Fields of Application Note	Ordering Part Number	
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	A	R5F104MFAFB#V0, R5F104MGAFB#V0, R5F104MHAFB#V0, R5F104MJAFB#V0	
	(12 × 12 mm, 0.0 mm piton)		R5F104MFAFB#X0, R5F104MGAFB#X0, R5F104MHAFB#X0, R5F104MJAFB#X0	
			R5F104MKAFB#30, R5F104MLAFB#30	
			R5F104MKAFB#50, R5F104MLAFB#50	
		D	R5F104MFDFB#V0, R5F104MGDFB#V0, R5F104MHDFB#V0, R5F104MJDFB#V0	
			R5F104MFDFB#X0, R5F104MGDFB#X0, R5F104MHDFB#X0, R5F104MJDFB#X0	
		G	R5F104MFGFB#V0, R5F104MGGFB#V0, R5F104MHGFB#V0, R5F104MJGFB#V0	
			R5F104MFGFB#X0, R5F104MGGFB#X0, R5F104MHGFB#X0, R5F104MJGFB#X0	
			R5F104MKGFB#30, R5F104MLGFB#30	
			R5F104MKGFB#X0, R5F104MLGFB#50	
	80-pin plastic LQFP	A		
	(14 × 14 mm, 0.65 mm pitch)		R5F104MFAFA#V0, R5F104MGAFA#V0, R5F104MHAFA#V0, R5F104MJAFA#V0	
			R5F104MFAFA#X0, R5F104MGAFA#X0, R5F104MHAFA#X0, R5F104MJAFA#X0	
			R5F104MKAFA#30, R5F104MLAFA#30	
		<u> </u>	R5F104MKAFA#50, R5F104MLAFA#50	
		D	R5F104MFDFA#V0, R5F104MGDFA#V0, R5F104MHDFA#V0, R5F104MJDFA#V0	
			R5F104MFDFA#X0, R5F104MGDFA#X0, R5F104MHDFA#X0, R5F104MJDFA#X0	
		G	R5F104MFGFA#V0, R5F104MGGFA#V0, R5F104MHGFA#V0, R5F104MJGFA#V0	
			R5F104MFGFA#X0, R5F104MGGFA#X0, R5F104MHGFA#X0, R5F104MJGFA#X0	
			R5F104MKGFA#30, R5F104MLGFA#30	
			R5F104MKGFA#50, R5F104MLGFA#50	
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)	A	R5F104PFAFB#V0, R5F104PGAFB#V0, R5F104PHAFB#V0, R5F104PJAFB#V0	
	(14 × 14 mm, 0.3 mm pitch)		R5F104PFAFB#X0, R5F104PGAFB#X0, R5F104PHAFB#X0, R5F104PJAFB#X0	
			R5F104PKAFB#30, R5F104PLAFB#30	
			R5F104PKAFB#50, R5F104PLAFB#50	
		D	R5F104PFDFB#V0, R5F104PGDFB#V0, R5F104PHDFB#V0, R5F104PJDFB#V0	
			R5F104PFDFB#X0, R5F104PGDFB#X0, R5F104PHDFB#X0, R5F104PJDFB#X0	
		G	R5F104PFGFB#V0, R5F104PGGFB#V0, R5F104PHGFB#V0, R5F104PJGFB#V0	
			R5F104PFGFB#X0, R5F104PGGFB#X0, R5F104PHGFB#X0, R5F104PJGFB#X0	
			R5F104PKGFB#30, R5F104PLGFB#30	
			R5F104PKGFB#50, R5F104PLGFB#50	
	100-pin plastic LQFP	A	R5F104PFAFA#V0, R5F104PGAFA#V0, R5F104PHAFA#V0, R5F104PJAFA#V0	
	(14 × 20 mm, 0.65 mm pitch)			
			R5F104PFAFA#X0, R5F104PGAFA#X0, R5F104PHAFA#X0, R5F104PJAFA#X0	
			R5F104PKAFA#30, R5F104PLAFA#30	
		D	R5F104PKAFA#50, R5F104PLAFA#50	
			R5F104PFDFA#V0, R5F104PGDFA#V0, R5F104PHDFA#V0, R5F104PJDFA#V0	
		G	R5F104PFDFA#X0, R5F104PGDFA#X0, R5F104PHDFA#X0, R5F104PJDFA#X0	
		G	R5F104PFGFA#V0, R5F104PGGFA#V0, R5F104PHGFA#V0, R5F104PJGFA#V0	
			R5F104PFGFA#X0, R5F104PGGFA#X0, R5F104PHGFA#X0, R5F104PJGFA#X0	
Í			R5F104PKGFA#30, R5F104PLGFA#30	
			R5F104PKGFA#50, R5F104PLGFA#50	

Note Caution For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

Ition The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

• 32-pin plastic LQFP (7 × 7 mm, 0.8 mm pitch) P15/PCLBUZ1/SCK20/SCL20/TRDIOB0/(SDAA0) P16/TI01/T001/INTP5/TRDIOC0/IVREF0 Nois/(RxD0) P14/RxD2/SI20/SDA20/TRDIOD0/(SCLA0) P11/SI11/SDA11/TRDIOC1 P12/SO11/TRDIOB1/IVREF1 Note P13/TxD2/SO20/TRDIOA1/IVCMP1 Note P10/SCK11/SCL11/TRDIOD1 24 23 22 21 20 19 18 17 P147/ANI18/VCOUT1 Note O ► P51/INTP2/SO00/TxD0/TOOLTxD/TRGIOB P23/ANI3/ANO1 Note O 26 15 P50/INTP1/SI00/RxD0/TOOLRxD/SDA00/TRGIOA/(TRJO0) P22/ANI2/ANO0 Note O 27 14 -O P30/INTP3/SCK00/SCL00/TRJO0 RL78/G14 P21/ANI1/AVREFM O 28 13 -O P70 (Top View) 29 12 P20/ANI0/AVREFP ○ ► P31/TI03/T003/INTP4/PCLBUZ0/(TRJI00)

11

10

4 5 6 7 8

P122/X2/EXCLK
P121/X1
REGC
Vss (Vs)

-○ P62/SSI00

►○ P61/SDAA0 ►○ P60/SCLA0

Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

30

31

2 3

Remark 1. For pin identification, see 1.4 Pin Identification.

P01/ANI16/TO00/RxD1/TRGCLKB/TRJIO0 O

P00/ANI17/TI00/TxD1/TRGCLKA/(TRJO0) O-P120/ANI19/VCOUT0 Note O-

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.4 Pin Identification

ANI0 to ANI14,: RxD0 to RxD3: Receive data Analog input ANI16 to ANI20 SCK00, SCK01, SCK10,: Serial clock input/output ANO0, ANO1: Analog output SCK11, SCK20, SCK21, AVREFM: A/D converter reference SCK30, SCK31 potential (- side) input SCLA0, SCLA1,: Serial clock input/output AVREFP: A/D converter reference SCL00, SCL01, SCL10, SCL11,: Serial clock output potential (+ side) input SCL20, SCL21, SCL30, EVDD0, EVDD1: SCI 31 Power supply for port EVsso, EVss1: Ground for port SDAA0, SDAA1, SDA00,: Serial data input/output EXCLK: External clock input SDA01, SDA10, SDA11, SDA20, SDA21, SDA30, (main system clock) EXCLKS: External clock input SDA31 (subsystem clock) SI00, SI01, SI10, SI11,: Serial data input INTP0 to INTP11: SI20, SI21, SI30, SI31 External interrupt input IVCMP0, IVCMP1: Comparator input SO00, SO01, SO10,: Serial data output IVREF0, IVREF1: Comparator reference input SO11, SO20, SO21, KR0 to KR7: SO30, SO31 Key return P00 to P06: Port 0 SSI00: Serial interface chip select input P10 to P17: Port 1 TI00 to TI03,: Timer input P20 to P27: Port 2 TI10 to TI13 P30, P31: Port 3 TO00 to TO03,: Timer output P40 to P47: Port 4 TO10 to TO13, TRJ00 P50 to P57: Port 5 TOOL0: Data input/output for tool P60 to P67: Port 6 TOOLRxD, TOOLTxD: Data input/output for external device P70 to P77: Port 7 TRDCLK, TRGCLKA,: Timer external input clock P80 to P87: Port 8 **TRGCLKB** P100 to P102: Port 10 TRDIOA0, TRDIOB0,: Timer input/output P110, P111: Port 11 TRDIOCO, TRDIODO, P120 to P124: Port 12 TRDIOA1, TRDIOB1, P130, P137: Port 13 TRDIOC1, TRDIOD1, P140 to P147: Port 14 TRGIOA, TRGIOB, TRJIO0 P150 to P156: Port 15 TxD0 to TxD3: Transmit data PCLBUZ0, PCLBUZ1: VCOUT0, VCOUT1: Comparator output Programmable clock output/buzzer output ADD. Power supply REGC: Vss: Ground Regulator capacitance RESET: X1, X2: Reset Crystal oscillator (main system clock) Real-time clock correction RTC1HZ: XT1. XT2: Crystal oscillator (subsystem clock)

clock

(1 Hz) output

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		30-pin	32-pin	36-pin	40-pin					
ı	Item	R5F104Ax (x = F, G)	R5F104Bx $(x = F, G)$	R5F104Cx (x = F, G)	R5F104Ex (x = F to H)					
Code flash mem	nory (KB)	96 to 128	96 to 128	96 to 128	96 to 192					
Data flash mem	ory (KB)	8	8	8	8					
RAM (KB)		12 to 16 Note	12 to 16 Note	12 to 16 Note	12 to 20 Note					
Address space		1 MB								
Main system clock	High-speed system clock High-speed on-chip oscillator clock (fiн)	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V) HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)								
Subsystem cloc	k		_		XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz					
Low-speed on-c	chip oscillator clock	15 kHz (TYP.): V _{DD} = 1.6 to 5.5 V								
General-purpose	e register	8 bits × 32 registers (8 bits	s × 8 registers × 4 banks)							
Minimum instruc	ction execution time	0.03125 μs (High-speed o	on-chip oscillator clock: fiн	= 32 MHz operation)						
		0.05 μs (High-speed syste	em clock: f _M x = 20 MHz op	eration)						
		— 30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)								
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 								
I/O port	Total	26	28	32	36					
	CMOS I/O	21	22	26	28					
	CMOS input	3	3	3	5					
	CMOS output	_	_	_	_					
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3					
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer F	RJ: 1 channel, Timer RD: 2	channels, Timer RG: 1 cl	hannel)					
	Watchdog timer	1 channel								
	Real-time clock (RTC)	1 channel								
	12-bit interval timer	1 channel								
	Timer output	Timer outputs: 13 channe PWM outputs: 9 channels								
	RTC output		_		1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)					

(Note is listed on the next page.)

[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

					(1/2				
		44-pin	48-pin	52-pin	64-pin				
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx				
		(x = A, C to E)	(x = A, C to E)	(x = C to E)	(x = C to E)				
Code flash me	mory (KB)	16 to 64	16 to 64	32 to 64	32 to 64				
Data flash men	nory (KB)	4	4	4	4				
RAM (KB)		2.5 to 5.5 Note 2.5 to 5.5 Note 4 to 5.5 Note 4 to 5.5 Note							
Address space		1 MB							
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)							
	High-speed on-chip oscillator clock (fін)	HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)							
Subsystem clo	ck	XT1 (crystal) oscillation	n, external subsystem o	lock input (EXCLKS) 3	2.768 kHz				
Low-speed on-	chip oscillator clock	15 kHz (TYP.): VDD = 1	I.6 to 5.5 V						
General-purpos	se register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)							
Minimum instruction execution time		0.03125 μs (High-spee	ed on-chip oscillator clo	ck: fін = 32 MHz operat	ion)				
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)							
		30.5 μs (Subsystem clock: fsub = 32.768 kHz operation)							
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 							
I/O port	Total	40	44	48	58				
	CMOS I/O	31	34	38	48				
	CMOS input	5	5	5	5				
	CMOS output	_	1	1	1				
	N-ch open-drain I/O (6 V tolerance)	4	4	4	4				
Timer	16-bit timer	8 channels (TAU: 4 channels, Tim	er RJ: 1 channel, Timer	RD: 2 channels, Timer	RG: 1 channel)				
	Watchdog timer	1 channel							
	Real-time clock (RTC)	1 channel							
	12-bit interval timer	1 channel							
	Timer output	Timer outputs: 13 char PWM outputs: 9 chann							
	RTC output	1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)							

(Note is listed on the next page.)

(2/2)

		40 :	(2/2)				
		48-pin	64-pin				
Item		R5F104Gx	R5F104Lx				
		(x = K, L)	(x = K, L)				
Clock output/buzzer outp	out	2	2				
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5	5 MHz, 5 MHz, 10 MHz				
		(Main system clock: fMAIN = 20 MHz operation					
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.09					
		(Subsystem clock: fsub = 32.768 kHz operation)					
8/10-bit resolution A/D co	onverter	10 channels	12 channels				
D/A converter		2 channels					
Comparator		2 channels					
Serial interface		[48-pin products]					
		CSI: 2 channels/UART (UART supporting LI	N-bus): 1 channel/simplified I ² C: 2 channels				
		CSI: 1 channel/UART: 1 channel/simplified I	² C: 1 channel				
		CSI: 2 channels/UART: 1 channel/simplified	I ² C: 2 channels				
		[64-pin products]					
		• CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 2 channels					
		· ·	CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified	I ² C: 2 channels				
	I ² C bus	1 channel	1 channel				
Data transfer controller (I	DTC)	32 sources	33 sources				
Event link controller (ELC	C)	Event input: 22					
		Event trigger output: 9					
Vectored interrupt	Internal	24	24				
sources	External	10	13				
Key interrupt		6	8				
Reset		Reset by RESET pin					
l		Internal reset by watchdog timer					
		Internal reset by power-on-reset					
		Internal reset by voltage detector					
		Internal reset by illegal instruction execution	Note				
		Internal reset by RAM parity error					
		Internal reset by illegal-memory access					
Power-on-reset circuit		• Power-on-reset: 1.51 ±0.04 V (T _A = -40	· · · · · · · · · · · · · · · · · · ·				
		1.51 ± 0.06 V (TA = -40 • Power-down-reset: 1.50 ± 0.04 V (TA = -40	•				
		1.50 ±0.04 V (TA = -40	•				
Voltage detector		1.63 V to 4.06 V (14 stages)					
On-chip debug function		Provided					
Power supply voltage		V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C)					
1 Ower Supply Voltage		V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)					
Operating ambient temper	erature	TA = -40 to +85°C (A: Consumer applications,	D: Industrial applications)				
	Jature	$T_A = -40 \text{ to } +35 \text{ C}$ (A. Consumer applications, $T_A = -40 \text{ to } +105 \text{°C}$ (G: Industrial applications					
		(3. madound applications	,				

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)

 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products $(TA = -40 \text{ to } +85^{\circ}\text{C}, \ 1.6 \text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5 \text{ V}, \ \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V _{DD} = 5.0 V		0.79	3.32	mA
rent Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.79	3.32	
				fHOCO = 32 MHz,	V _{DD} = 5.0 V		0.49	2.63	
				fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.49	2.63	
				fHOCO = 48 MHz,	V _{DD} = 5.0 V		0.62	2.57	
				fiH = 24 MHz Note 4	V _{DD} = 3.0 V		0.62	2.57	
				fHOCO = 24 MHz,	V _{DD} = 5.0 V		0.4	2.00	
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.4	2.00	
				fHOCO = 16 MHz,	V _{DD} = 5.0 V		0.38	1.49	
				fih = 16 MHz Note 4	V _{DD} = 3.0 V		0.38	1.49	
			LS (low-speed main)	fhoco = 8 MHz,	V _{DD} = 3.0 V		250	800	μА
			mode Note 7	fiH = 8 MHz Note 4	V _{DD} = 2.0 V		250	800	
			LV (low-voltage main)	fHOCO = 4 MHz,	V _{DD} = 3.0 V		420	755	μА
			mode Note 7	fiH = 4 MHz Note 4	V _{DD} = 2.0 V		420	755	
			HS (high-speed main)	f _{MX} = 20 MHz Note 3,	Square wave input		0.30	1.63	mA
			mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.40	1.85	
				f _{MX} = 20 MHz Note 3,	Square wave input		0.30	1.63	
				V _{DD} = 3.0 V	Resonator connection		0.40	1.85	
				f _{MX} = 10 MHz Note 3,	Square wave input		0.20	0.89	
				V _{DD} = 5.0 V	Resonator connection		0.25	0.97	
				f _{MX} = 10 MHz Note 3,	Square wave input		0.20	0.89	
				V _{DD} = 3.0 V	Resonator connection		0.25	0.97	
			LS (low-speed main)	f _{MX} = 8 MHz Note 3,	Square wave input		110	580	μΑ
			mode Note 7	V _{DD} = 3.0 V	Resonator connection		140	630	
				f _{MX} = 8 MHz Note 3,	Square wave input		110	580	
				V _{DD} = 2.0 V	Resonator connection		140	630	
			Subsystem clock oper-	fsuB = 32.768 kHz Note 5,	Square wave input		0.28	0.66	μΑ
			ation	TA = -40°C	Resonator connection		0.47	0.85	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.34	0.66	
				TA = +25°C	Resonator connection		0.53	0.85	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.37	2.35	
				TA = +50°C	Resonator connection		0.56	2.54	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.61	4.08	
				TA = +70°C	Resonator connection		0.80	4.27	
				fsuB = 32.768 kHz Note 5,	Square wave input		1.55	8.09	
				T _A = +85°C	Resonator connection		1.74	8.28	1
	IDD3	STOP mode	TA = -40°C	•	•		0.19	0.57	μΑ
	Note 6	Note 8	T _A = +25°C				0.25	0.57	1
	TA = +50°C TA = +70°C				0.33	2.26	1		
					0.52	3.99	1		
			T _A = +85°C				1.46	8.00	1

(Notes and Remarks are listed on the next page.)

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.9		mA
current		ing mode	mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.9		
Note 1				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.5		
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.5		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		6.0	11.2	mA
			mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		6.0	11.2	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		5.5	10.6	
			fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.5	10.6		
				fHOCO = 48 MHz,	Normal	V _{DD} = 5.0 V		4.7	8.6	
			fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.7	8.6		
				fHOCO = 24 MHz,	Normal	V _{DD} = 5.0 V		4.4	8.2	
			f _{IH} = 24 MHz Note 3 operation	V _{DD} = 3.0 V		4.4	8.2			
				fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		3.3	5.9	
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.3	5.9	
			LS (low-speed main)	fHOCO = 8 MHz,	Normal	V _{DD} = 3.0 V		1.5	2.5	mA
			mode Note 5	fih = 8 MHz Note 3	operation	V _{DD} = 2.0 V		1.5	2.5	
			LV (low-voltage main)	fHOCO = 4 MHz,	Normal	V _{DD} = 3.0 V		1.5	2.1	mA
			mode Note 5	fiH = 4 MHz Note 3	operation	V _{DD} = 2.0 V		1.5	2.1	
			HS (high-speed main)	f _{MX} = 20 MHz Note 2, No	Normal	Square wave input		3.7	6.8	mA
		mode Note 5	V _{DD} = 5.0 V	operation	Resonator connection		3.9	7.0]	
				f _{MX} = 20 MHz Note 2,	Normal	Square wave input		3.7	6.8	
				V _{DD} = 3.0 V	operation	Resonator connection		3.9	7.0	
			f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.3	4.1		
				V _{DD} = 5.0 V	operation	Resonator connection		2.3	4.2	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.3	4.1	
				V _{DD} = 3.0 V	operation	Resonator connection		2.3	4.2	
			LS (low-speed main)	f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.4	2.4	mA
			mode Note 5	V _{DD} = 3.0 V	operation	Resonator connection		1.4	2.5	
				f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.4	2.4	
				V _{DD} = 2.0 V	operation	Resonator connection		1.4	2.5	
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.2		μА
			operation	TA = -40°C	operation	Resonator connection		5.2		
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.3	7.7	
				T _A = +25°C	operation	Resonator connection		5.3	7.7	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.6	
				T _A = +50°C	operation	Resonator connection		5.5	10.6	1
			fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.9	13.2		
			T _A = +70°C	operation	Resonator connection		6.0	13.2	_	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		6.8	17.5	
				T _A = +85°C	operation	Resonator connection		6.9	17.5	


(Notes and Remarks are listed on the next page.)

- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).


 The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- Note 12. Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fclk: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C

- $\textbf{Remark 1.} \ \ p: CSI \ number \ (p = 00, \, 01, \, 10, \, 11, \, 20, \, 21, \, 30, \, 31), \ m: \ Unit \ number \ (m = 0, \, 1),$
 - n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 - n: Channel number (mn = 00 to 03, 10 to 13))

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed r	main)	LS (low-speed main) mode		LV (low-voltage r mode	main)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b & = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DDO} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} &\text{Note 2}, \\ &C_{\text{b}} = 100 \text{ pF}, &R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
Data hold time (transmission)	thd:dat	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$ \begin{aligned} &4.0 \; \text{V} \leq \text{EV} \text{DD0} \leq 5.5 \; \text{V}, \\ &2.7 \; \text{V} \leq \text{V}_{\text{b}} \leq 4.0 \; \text{V}, \\ &\text{C}_{\text{b}} = 100 \; \text{pF}, \; \text{R}_{\text{b}} = 2.8 \; \text{k} \Omega \end{aligned} $	0	355	0	355	0	355	ns
		$ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega \end{aligned} $	0	355	0	355	0	355	ns
		$\begin{split} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \stackrel{\text{Note 2}}{\sim}, \\ &C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{split}$	0	405	0	405	0	405	ns

Note 1. The value must also be equal to or less than fMCK/4.

Caution

Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

($\ensuremath{\textit{Remarks}}$ are listed on the next page.)

Note 2. Use it with $EVDD0 \ge V_b$.

Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	, ,	HS (high-speed main) mode		LS (low-speed main) mode		ltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu: DAT	2.7 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.7 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	250		250		ns
Data hold time (transmission) Note 2	thd: dat	2.7 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.8 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	_		0	3.45	0	3.45	μs
Setup time of stop condition	tsu: sto	2.7 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.8 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	4.0		4.0		μs
Bus-free time	tBUF	2.7 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.8 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	4.7		4.7		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 $k\Omega$

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(3/5)

Items	Symbol	Conditions	3	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0.8 EVDD0		EV _{DD0}	V
	VIH2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	2.2		EV _{DD0}	V
		P80, P81, P142, P143	TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	2.0		EV _{DD0}	V
			TTL input buffer 2.4 V ≤ EVDD0 < 3.3 V	1.5		EV _{DD0}	V
	VIH3	P20 to P27, P150 to P156		0.7 Vdd		VDD	V
	VIH4	P60 to P63		0.7 EVDD0		6.0	V
	VIH5	P121 to P124, P137, EXCLK, EX	0.8 Vdd		VDD	V	
Input voltage, low	VIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		0.2 EVDD0	V
	VIL2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	0		0.8	V
		P80, P81, P142, P143	TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V	0		0.5	V
			TTL input buffer 2.4 V ≤ EVDD0 < 3.3 V	0		0.32	V
	VIL3	P20 to P27, P150 to P156		0		0.3 Vdd	V
	VIL4	P60 to P63		0		0.3 EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EX	CLKS, RESET	0		0.2 Vdd	V

Caution The maximum value of ViH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol			Conditions				TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.6		mA
current Note 1		ing mode	mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.6		
Note 1				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.3		
				f _{IH} = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.3		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		5.4	10.9	mA
			mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.4	10.9	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		5.0	10.3	
				f _{IH} = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.0	10.3	
				fносо = 48 MHz,	Normal	V _{DD} = 5.0 V		4.2	8.2	
				f _{IH} = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.2	8.2	
				fHOCO = 24 MHz,	Normal	V _{DD} = 5.0 V		4.0	7.8	
				f _{IH} = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.0	7.8	
				fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		3.0	5.6	
	HS (high-speed main) f _{MX} = 20 MHz Note 2, Normal		fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.0	5.6		
		Normal	Square wave input		3.4	6.6	mA			
			mode Note 5	V _{DD} = 5.0 V	operation	Resonator connection		3.6	6.7	
	f _{MX} = 20 MHz ^{Note 2} , Normal	Normal	Square wave input		3.4	6.6				
				V _{DD} = 3.0 V	operation	Resonator connection		3.6	6.7	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.1	3.9	
				V _{DD} = 5.0 V	operation	Resonator connection		2.2	4.0	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.1	3.9	
				V _{DD} = 3.0 V	operation	Resonator connection		2.2	4.0	
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	μΑ
			operation	TA = -40°C	operation	Resonator connection		4.9	7.1	
				fsuB = 32.768 kHz Note 4		Square wave input		4.9	7.1	
				T _A = +25°C	operation	Resonator connection		4.9	7.1	
				fsuB = 32.768 kHz Note 4		Square wave input		5.1	8.8	
				T _A = +50°C	operation	Resonator connection		5.1	8.8	
				fsuB = 32.768 kHz Note 4		Square wave input		5.5	10.5	
	fsuB = 32.768 kHz Note 4 Noru	operation	Resonator connection		5.5	10.5				
		Normal	Square wave input		6.5	14.5				
				TA = +85°C	operation	Resonator connection		6.5	14.5	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		13.0	58.0	
				T _A = +105°C	operation	Resonator connection		13.0	58.0	

(Notes and Remarks are listed on the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Symbol	Conditions	HS (high-spe	eed main) mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $		400 Note 1	kHz
		$\begin{split} 2.7 & \ V \leq E \ V_{DDO} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 & \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		400 Note 1	kHz
		$\begin{aligned} 4.0 & \text{V} \leq \text{EV}_{\text{DDO}} \leq 5.5 \text{ V}, \\ 2.7 & \text{V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \text{ Rb} = 2.8 \text{ k}\Omega \end{aligned}$		100 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$		100 Note 1	kHz
		$\begin{array}{l} 2.4 \; V \leq EV_{DDO} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 50 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	1200		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	1200		ns
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	4600		ns
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	4600		ns
		$2.4 \text{ V} \leq \text{EVDD0} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}, \\ C_b = 100 \text{ pF, } R_b = 5.5 \text{ k}\Omega$	4650		ns
Hold time when SCLr = "H"	thigh	$\begin{array}{l} 4.0 \; V \leq EV_{DDO} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	620		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	500		ns
		$ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 100 \text{ pF, Rb} = 2.8 \text{ k}\Omega $	2700		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	2400		ns
		$2.4 \ V \leq EV_{DDO} < 3.3 \ V,$ $1.6 \ V \leq V_b \leq 2.0 \ V,$ $C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega$	1830		ns

(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, 2.4 V \leq AVREFP \leq VDD \leq 5.5 V, VSS = EVSS1 = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution EV _{DD0} ≤ AV _{REFP} = V _{DD} Notes 3, 4	2.4 V ≤ AVREFP ≤ 5.5 V		1.2	±5.0	LSB
Conversion time	tconv	10-bit resolution Target ANI pin: ANI16 to ANI20	$3.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	2.125		39	μs
			$2.7 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	3.1875		39	μs
			$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution EV _{DD0} ≤ AV _{REFP} = V _{DD} Notes 3, 4	2.4 V ≤ AVREFP ≤ 5.5 V			±0.35	%FSR
Full-scale error Notes 1, 2	Ers	10-bit resolution EV _{DD0} ≤ AV _{REFP} = V _{DD} Notes 3, 4	2.4 V ≤ AVREFP ≤ 5.5 V			±0.35	%FSR
Integral linearity error Note 1	ILE	10-bit resolution EV _{DD0} ≤ AV _{REFP} = V _{DD} Notes 3, 4	2.4 V ≤ AVREFP ≤ 5.5 V			±3.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution EV _{DD0} ≤ AV _{REFP} = V _{DD} Notes 3, 4	2.4 V ≤ AVREFP ≤ 5.5 V			±2.0	LSB
Analog input voltage	Vain	ANI16 to ANI20		0		AVREFP and EVDD0	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When $EVDD0 \le AVREFP \le VDD$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when AVREFP = VDD.

Note 4. When $AV_{REFP} < EV_{DD0} \le V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ± 2.0 LSB to the MAX. value when AVREFP = VDD.

3.6.4 Comparator

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage range	Ivref			0		EVDD0 - 1.4	V
	Ivcmp			-0.3		EV _{DD0} + 0.3	V
Output delay	td	V _{DD} = 3.0 V Input slew rate > 50 mV/μs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode, window mode			0.76 VDD		V
Low-electric-potential ref- erence voltage	VTW-	Comparator high-speed mode, window mode			0.24 VDD		V
Operation stabilization wait time	tсмр			100			μs
Internal reference voltage Note	VBGR	$2.4~V \le V_{DD} \le 5.5~V$, HS (high-speed main) mode		1.38	1.45	1.50	٧


Note Not usable in sub-clock operation or STOP mode.

3.6.5 POR circuit characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, Vss = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	VPOR	Voltage threshold on VDD rising	1.45	1.51	1.57	V
	VPDR	Voltage threshold on VDD falling Note 1	1.44	1.50	1.56	V
Minimum pulse width Note 2	Tpw		300			μs

- **Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.
- Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



R5F104PKAFB, R5F104PLAFB R5F104PKGFB, R5F104PLGFB

