

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104bdgfp-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104bdgfp-v0</a>


(4/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
64 pins	64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)	A	R5F104LCAFA#V0, R5F104LDAFA#V0, R5F104LEAFA#V0, R5F104LFAFA#V0, R5F104LGAF#V0, R5F104LHAF#V0, R5F104LJAF#V0 R5F104LCAFA#X0, R5F104LDAFA#X0, R5F104LEAFA#X0, R5F104LFAFA#X0, R5F104LGAF#X0, R5F104LHAF#X0, R5F104LJAF#X0 R5F104LKAF#30, R5F104LLAF#30 R5F104LKAF#50, R5F104LLAF#50
		D	R5F104LCDFA#V0, R5F104LDDFA#V0, R5F104LEDFA#V0, R5F104LFDF#V0, R5F104LGDF#V0, R5F104LHDFA#V0, R5F104LJDFA#V0 R5F104LCDFA#X0, R5F104LDDFA#X0, R5F104LEDFA#X0, R5F104LFDF#X0, R5F104LGDF#X0, R5F104LHDFA#X0, R5F104LJDFA#X0
		G	R5F104LCGFA#V0, R5F104LDGFA#V0, R5F104LEGFA#V0, R5F104LFGFA#V0, R5F104LGGFA#V0, R5F104LHGFA#V0, R5F104LJGFA#V0 R5F104LCGFA#X0, R5F104LDGFA#X0, R5F104LEGFA#X0, R5F104LFGFA#X0, R5F104LGGFA#X0, R5F104LHGFA#X0, R5F104LJGFA#X0 R5F104LKGF#30, R5F104LLGF#30 R5F104LKGF#50, R5F104LLGF#50
	64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)	A	R5F104LCAFB#V0, R5F104LDAFB#V0, R5F104LEAFB#V0, R5F104LFAFB#V0, R5F104LGAFB#V0, R5F104LHAFB#V0, R5F104LJAFB#V0 R5F104LCAFB#X0, R5F104LDAFB#X0, R5F104LEAFB#X0, R5F104LFAFB#X0, R5F104LGAFB#X0, R5F104LHAFB#X0, R5F104LJAFB#X0 R5F104LKAFB#30, R5F104LLAFB#30 R5F104LKAFB#50, R5F104LLAFB#50
		D	R5F104LCDFB#V0, R5F104LDDFB#V0, R5F104LEDFB#V0, R5F104LFDFB#V0, R5F104LGDFB#V0, R5F104LHDFB#V0, R5F104LJDFB#V0 R5F104LCDFB#X0, R5F104LDDFB#X0, R5F104LEDFB#X0, R5F104LFDFB#X0, R5F104LGDFB#X0, R5F104LHDFB#X0, R5F104LJDFB#X0
		G	R5F104LCGFB#V0, R5F104LDGFB#V0, R5F104LEGFB#V0, R5F104LFGFB#V0, R5F104LGGFB#V0, R5F104LHGFB#V0, R5F104LJGFB#V0 R5F104LCGFB#X0, R5F104LDGFB#X0, R5F104LEGFB#X0, R5F104LFGFB#X0, R5F104LGGFB#X0, R5F104LHGFB#X0, R5F104LJGFB#X0 R5F104LKGF#30, R5F104LLGF#30 R5F104LKGF#50, R5F104LLGF#50
	64-pin plastic FLGA (5 × 5 mm, 0.5 mm pitch)	A	R5F104LCALA#U0, R5F104LDALA#U0, R5F104LEALA#U0, R5F104LFALA#U0, R5F104LGALA#U0, R5F104LHALA#U0, R5F104LJALA#U0 R5F104LCALA#W0, R5F104LDALA#W0, R5F104LEALA#W0, R5F104LFALA#W0, R5F104LGALA#W0, R5F104LHALA#W0, R5F104LJALA#W0 R5F104LKALA#U0, R5F104LLALA#U0 R5F104LKALA#W0, R5F104LLALA#W0
		G	R5F104LCGLA#U0, R5F104LDGLA#U0, R5F104LEGLA#U0, R5F104LFGLA#U0, R5F104LGGLA#U0, R5F104LHGLA#U0, R5F104LJGLA#U0, R5F104LKGLA#U0, R5F104LLGLA#U0 R5F104LCGLA#W0, R5F104LDGLA#W0, R5F104LEGLA#W0, R5F104LFGLA#W0, R5F104LGGLA#W0, R5F104LHGLA#W0, R5F104LJGLA#W0, R5F104LKGLA#W0, R5F104LLGLA#W0
	64-pin plastic LQFP (14 × 14 mm, 0.8 mm pitch)	A	R5F104LCAP#V0, R5F104LDAFP#V0, R5F104LEAfp#V0, R5F104LFAFP#V0, R5F104LGAFP#V0, R5F104LHAFP#V0, R5F104LJAFP#V0 R5F104LCAP#X0, R5F104LDAFP#X0, R5F104LEAfp#X0, R5F104LFAFP#X0, R5F104LGAFP#X0, R5F104LHAFP#X0, R5F104LJAFP#X0
		D	R5F104LCDFP#V0, R5F104LDDFP#V0, R5F104LEDFP#V0, R5F104LFDFP#V0, R5F104LGDFP#V0, R5F104LHDFP#V0, R5F104LJDFP#V0 R5F104LCDFP#X0, R5F104LDDFP#X0, R5F104LEDFP#X0, R5F104LFDFP#X0, R5F104LGDFP#X0, R5F104LHDFP#X0, R5F104LJDFP#X0
		G	R5F104LCGFP#V0, R5F104LDGFP#V0, R5F104LEGFP#V0, R5F104LFGFP#V0, R5F104LGGFP#V0, R5F104LHGFP#V0, R5F104LJGFP#V0 R5F104LCGFP#X0, R5F104LDGFP#X0, R5F104LEGFP#X0, R5F104LFGFP#X0, R5F104LGGFP#X0, R5F104LHGFP#X0, R5F104LJGFP#X0

**Note** For the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

- 32-pin plastic LQFP ( $7 \times 7$  mm, 0.8 mm pitch)



**Note** Mounted on the 96 KB or more code flash memory products.


**Caution** Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

**Remark 1.** For pin identification, see **1.4 Pin Identification**.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.3.5 44-pin products

- 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)



**Note** Mounted on the 96 KB or more code flash memory products.


**Caution** Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

**Remark 1.** For pin identification, see **1.4 Pin Identification**.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.3.9 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



**Note** Mounted on the 384 KB or more code flash memory products.

**Caution 1. Make EV<sub>ss0</sub> pin the same potential as V<sub>ss</sub> pin.**

**Caution 2. Make V<sub>dd</sub> pin the potential that is higher than EV<sub>dd0</sub> pin.**


**Caution 3. Connect the REGC pin to V<sub>ss</sub> pin via a capacitor (0.47 to 1  $\mu$ F).**

**Remark 1.** For pin identification, see **1.4 Pin Identification**.

**Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>dd</sub> and EV<sub>dd0</sub> pins and connect the V<sub>ss</sub> and EV<sub>ss0</sub> pins to separate ground lines.

**Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.5.6 48-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

(2/2)

Item	30-pin	32-pin	36-pin	40-pin				
	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)				
Clock output/buzzer output	2	2	2	2				
[30-pin, 32-pin, 36-pin products]								
• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f <sub>MAIN</sub> = 20 MHz operation)								
[40-pin products]								
• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f <sub>MAIN</sub> = 20 MHz operation)								
• 256 Hz, 512 Hz, 1,024 kHz, 2,048 kHz, 4,096 kHz, 8,192 kHz, 16,384 kHz, 32,768 kHz (Subsystem clock: f <sub>SUB</sub> = 32.768 kHz operation)								
8/10-bit resolution A/D converter	8 channels	8 channels	8 channels	9 channels				
Serial interface	[30-pin, 32-pin products]							
• CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel								
• CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel								
• CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel								
[36-pin, 40-pin products]								
• CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel								
• CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel								
• CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channels								
I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel				
Data transfer controller (DTC)	28 sources				29 sources			
Event link controller (ELC)	Event input: 19 Event trigger output: 7				Event input: 20 Event trigger output: 7			
Vectorized interrupt sources	Internal	24	24	24	24			
	External	6	6	6	7			
Key interrupt	—	—	—	—	4			
Reset	<ul style="list-style-type: none"> <li>• Reset by RESET pin</li> <li>• Internal reset by watchdog timer</li> <li>• Internal reset by power-on-reset</li> <li>• Internal reset by voltage detector</li> <li>• Internal reset by illegal instruction execution <small>Note</small></li> <li>• Internal reset by RAM parity error</li> <li>• Internal reset by illegal-memory access</li> </ul>							
Power-on-reset circuit	<ul style="list-style-type: none"> <li>• Power-on-reset: 1.51 ±0.04 V (T<sub>A</sub> = -40 to +85°C) 1.51 ±0.06 V (T<sub>A</sub> = -40 to +105°C)</li> <li>• Power-down-reset: 1.50 ±0.04 V (T<sub>A</sub> = -40 to +85°C) 1.50 ±0.06 V (T<sub>A</sub> = -40 to +105°C)</li> </ul>							
Voltage detector	1.63 V to 4.06 V (14 stages)							
On-chip debug function	Provided							
Power supply voltage	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C) V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)							
Operating ambient temperature	T <sub>A</sub> = -40 to +85°C (A: Consumer applications, D: Industrial applications), T <sub>A</sub> = -40 to +105°C (G: Industrial applications)							

**Note**

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

- Note** The flash library uses RAM in self-programming and rewriting of the data flash memory.  
The target products and start address of the RAM areas used by the flash library are shown below.  
R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H  
For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

**Absolute Maximum Ratings**

(2/2)

Parameter	Symbols	Conditions		Ratings	Unit
Output current, high	IOH1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins -170 mA	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
	IOL2	Per pin	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
		Total of all pins	P20 to P27, P150 to P156	-0.5	mA
Output current, low	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
	IOL2	Per pin	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
		Total of all pins	P20 to P27, P150 to P156	1	mA
Operating ambient temperature	TA	In normal operation mode		-40 to +85	°C
		In flash memory programming mode			
Storage temperature	Tstg			-65 to +150	°C

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (4/5)


Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -10.0 mA	EV <sub>DD0</sub> - 1.5			V
			4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -3.0 mA	EV <sub>DD0</sub> - 0.7			V
			1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -1.5 mA	EV <sub>DD0</sub> - 0.5			V
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V, I <sub>OH1</sub> = -1.0 mA	EV <sub>DD0</sub> - 0.5			V
	V <sub>OH2</sub>	P20 to P27, P150 to P156	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OH2</sub> = -100 μA	V <sub>DD</sub> - 0.5			V
Output voltage, low	V <sub>OL1</sub>	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 20.0 mA			1.3	V
			4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 8.5 mA			0.7	V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 3.0 mA			0.6	V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 1.5 mA			0.4	V
			1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 0.6 mA			0.4	V
			1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 0.3 mA			0.4	V
	V <sub>OL2</sub>	P20 to P27, P150 to P156	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OL2</sub> = 400 μA			0.4	V
	V <sub>OL3</sub>	P60 to P63	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 15.0 mA			2.0	V
			4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 5.0 mA			0.4	V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 3.0 mA			0.4	V
			1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 2.0 mA			0.4	V
			1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 1.0 mA			0.4	V

**Caution** P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)



**(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)**

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 5	tkCY2	4.0 V ≤ EVDD0 ≤ 5.5 V	20 MHz < fmck	8/fmck	—	—	—	—	—	ns
			fmck ≤ 20 MHz	6/fmck	—	6/fmck	—	6/fmck	—	ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	16 MHz < fmck	8/fmck	—	—	—	—	—	ns
			fmck ≤ 16 MHz	6/fmck	—	6/fmck	—	6/fmck	—	ns
		2.4 V ≤ EVDD0 ≤ 5.5 V		6/fmck and 500	—	6/fmck and 500	—	6/fmck and 500	—	ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		6/fmck and 750	—	6/fmck and 750	—	6/fmck and 750	—	ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		6/fmck and 1500	—	6/fmck and 1500	—	6/fmck and 1500	—	ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		—	—	6/fmck and 1500	—	6/fmck and 1500	—	ns
SCKp high-/low-level width	tKH2, tKL2	4.0 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 7	—	tkCY2/2 - 7	—	tkCY2/2 - 7	—	ns
		2.7 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 8	—	tkCY2/2 - 8	—	tkCY2/2 - 8	—	ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 18	—	tkCY2/2 - 18	—	tkCY2/2 - 18	—	ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 66	—	tkCY2/2 - 66	—	tkCY2/2 - 66	—	ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		—	—	tkCY2/2 - 66	—	tkCY2/2 - 66	—	ns
Slp setup time (to SCKp↑) Note 1	tsIK2	2.7 V ≤ EVDD0 ≤ 5.5 V		1/fmck + 20	—	1/fmck + 30	—	1/fmck + 30	—	ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		1/fmck + 30	—	1/fmck + 30	—	1/fmck + 30	—	ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		1/fmck + 40	—	1/fmck + 40	—	1/fmck + 40	—	ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		—	—	1/fmck + 40	—	1/fmck + 40	—	ns
Slp hold time (from SCKp↑) Note 2	tksI2	1.8 V ≤ EVDD0 ≤ 5.5 V		1/fmck + 31	—	1/fmck + 31	—	1/fmck + 31	—	ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		1/fmck + 250	—	1/fmck + 250	—	1/fmck + 250	—	ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		—	—	1/fmck + 250	—	1/fmck + 250	—	ns
Delay time from SCKp↓ to SOp output Note 3	tksO2	C = 30 pF Note 4	2.7 V ≤ EVDD0 ≤ 5.5 V	—	2/fmck + 44	—	2/fmck + 110	—	2/fmck + 110	ns
			2.4 V ≤ EVDD0 ≤ 5.5 V	—	2/fmck + 75	—	2/fmck + 110	—	2/fmck + 110	ns
			1.8 V ≤ EVDD0 ≤ 5.5 V	—	2/fmck + 100	—	2/fmck + 110	—	2/fmck + 110	ns
			1.7 V ≤ EVDD0 ≤ 5.5 V	—	2/fmck + 220	—	2/fmck + 220	—	2/fmck + 220	ns
			1.6 V ≤ EVDD0 ≤ 5.5 V	—	—	—	2/fmck + 220	—	2/fmck + 220	ns

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


**Note 3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** C is the load capacitance of the SOp output lines.


**Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

**Caution** Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**




**Remark 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),  
g: PIM and POM number (g = 0, 1, 3 to 5, 14)

**Remark 2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

- Note 1.** Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2.** Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.
- Note 3.** When DAP<sub>Mn</sub> = 0 and CKP<sub>Mn</sub> = 0, or DAP<sub>Mn</sub> = 1 and CKP<sub>Mn</sub> = 1. The S<sub>lp</sub> setup time becomes “to SCKp↓” when DAP<sub>Mn</sub> = 0 and CKP<sub>Mn</sub> = 1, or DAP<sub>Mn</sub> = 1 and CKP<sub>Mn</sub> = 0.
- Note 4.** When DAP<sub>Mn</sub> = 0 and CKP<sub>Mn</sub> = 0, or DAP<sub>Mn</sub> = 1 and CKP<sub>Mn</sub> = 1. The S<sub>lp</sub> hold time becomes “from SCKp↓” when DAP<sub>Mn</sub> = 0 and CKP<sub>Mn</sub> = 1, or DAP<sub>Mn</sub> = 1 and CKP<sub>Mn</sub> = 0.
- Note 5.** When DAP<sub>Mn</sub> = 0 and CKP<sub>Mn</sub> = 0, or DAP<sub>Mn</sub> = 1 and CKP<sub>Mn</sub> = 1. The delay time to SO<sub>Op</sub> output becomes “from SCKp↑” when DAP<sub>Mn</sub> = 0 and CKP<sub>Mn</sub> = 1, or DAP<sub>Mn</sub> = 1 and CKP<sub>Mn</sub> = 0.

**Caution** Select the TTL input buffer for the S<sub>lp</sub> pin and SCKp pin, and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 30- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SO<sub>Op</sub> pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

#### CSI mode connection diagram (during communication at different potential)



**Remark 1.** R<sub>b</sub>[Ω]: Communication line (SO<sub>Op</sub>) pull-up resistance, C<sub>b</sub>[F]: Communication line (SO<sub>Op</sub>) load capacitance, V<sub>b</sub>[V]: Communication line voltage

**Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

**Remark 3.** fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSm<sub>n</sub> bit of serial mode register mn (SMR<sub>Mn</sub>).

m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))

**Remark 4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.


Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

(3) I<sup>2</sup>C fast mode plus(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f <sub>SCL</sub>	Fast mode plus: f <sub>CLK</sub> ≥ 10 MHz	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	0	1000	—	—	—	—	kHz
Setup time of restart condition	t <sub>SU: STA</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		0.26		—	—	—	—	μs
Hold time Note 1	t <sub>HD: STA</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		0.26		—	—	—	—	μs
Hold time when SCLA0 = "L"	t <sub>LOW</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		0.5		—	—	—	—	μs
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		0.26		—	—	—	—	μs
Data setup time (reception)	t <sub>SU: DAT</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		50		—	—	—	—	ns
Data hold time (transmission)	t <sub>HD: DAT</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		0	0.45	—	—	—	—	μs
Setup time of stop condition	t <sub>SU: STO</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		0.26		—	—	—	—	μs
Bus-free time	t <sub>BUF</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		0.5		—	—	—	—	μs

**Note 1.** The first clock pulse is generated after this period when the start/restart condition is detected.**Note 2.** The maximum value (MAX.) of t<sub>HD: DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Caution** The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.**Note 3.** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.Fast mode plus: C<sub>b</sub> = 120 pF, R<sub>b</sub> = 1.1 kΩ

## IICA serial transfer timing


**Remark** n = 0, 1

**(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products**(TA = -40 to +105°C, 2.4 V ≤ EV<sub>VDD0</sub> = EV<sub>VDD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V)



Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD1</sub>	Operating mode HS (high-speed main) mode Note 5	f <sub>HOCO</sub> = 64 MHz, f <sub>lH</sub> = 32 MHz Note 3	Basic operation	V <sub>DD</sub> = 5.0 V		2.6			mA
					V <sub>DD</sub> = 3.0 V		2.6			
			f <sub>HOCO</sub> = 32 MHz, f <sub>lH</sub> = 32 MHz Note 3	Basic operation	V <sub>DD</sub> = 5.0 V		2.3			
					V <sub>DD</sub> = 3.0 V		2.3			
		HS (high-speed main) mode Note 5	f <sub>HOCO</sub> = 64 MHz, f <sub>lH</sub> = 32 MHz Note 3	Normal operation	V <sub>DD</sub> = 5.0 V		5.4	10.9		mA
					V <sub>DD</sub> = 3.0 V		5.4	10.9		
			f <sub>HOCO</sub> = 32 MHz, f <sub>lH</sub> = 32 MHz Note 3	Normal operation	V <sub>DD</sub> = 5.0 V		5.0	10.3		
					V <sub>DD</sub> = 3.0 V		5.0	10.3		
			f <sub>HOCO</sub> = 48 MHz, f <sub>lH</sub> = 24 MHz Note 3	Normal operation	V <sub>DD</sub> = 5.0 V		4.2	8.2		
					V <sub>DD</sub> = 3.0 V		4.2	8.2		
		HS (high-speed main) mode Note 5	f <sub>HOCO</sub> = 24 MHz, f <sub>lH</sub> = 24 MHz Note 3	Normal operation	V <sub>DD</sub> = 5.0 V		4.0	7.8		mA
					V <sub>DD</sub> = 3.0 V		4.0	7.8		
			f <sub>HOCO</sub> = 16 MHz, f <sub>lH</sub> = 16 MHz Note 3	Normal operation	V <sub>DD</sub> = 5.0 V		3.0	5.6		
					V <sub>DD</sub> = 3.0 V		3.0	5.6		
			f <sub>MX</sub> = 20 MHz Note 2, V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input		3.4	6.6		mA
					Resonator connection		3.6	6.7		
		f <sub>MX</sub> = 20 MHz Note 2, V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input		3.4	6.6			
					Resonator connection		3.6	6.7		
			f <sub>MX</sub> = 10 MHz Note 2, V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input		2.1	3.9		
					Resonator connection		2.2	4.0		
		Subsystem clock operation	f <sub>MX</sub> = 10 MHz Note 2, V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input		2.1	3.9		μA
					Resonator connection		2.2	4.0		
			f <sub>SUB</sub> = 32.768 kHz Note 4 TA = -40°C	Normal operation	Square wave input		4.9	7.1		
					Resonator connection		4.9	7.1		
			f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +25°C	Normal operation	Square wave input		4.9	7.1		
					Resonator connection		4.9	7.1		
		f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +50°C	f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +50°C	Normal operation	Square wave input		5.1	8.8		μA
					Resonator connection		5.1	8.8		
			f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +70°C	Normal operation	Square wave input		5.5	10.5		
					Resonator connection		5.5	10.5		
		f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +85°C	f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +85°C	Normal operation	Square wave input		6.5	14.5		μA
					Resonator connection		6.5	14.5		
			f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +105°C	Normal operation	Square wave input		13.0	58.0		
					Resonator connection		13.0	58.0		

(Notes and Remarks are listed on the next page.)

## Interrupt Request Input Timing



## Key Interrupt Input Timing

 $\overline{\text{RESET}}$  Input Timing

## (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
Transfer rate		transmission 4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V  Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 1.4 kΩ, Vb = 2.7 V		Note 1	bps
				2.6 Note 2	Mbps
				Note 3	bps
				1.2 Note 4	Mbps
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V  Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 2.7 kΩ, Vb = 2.3 V		Note 5	bps
				0.43 Note 6	Mbps
		2.4 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V  Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 5.5 kΩ, Vb = 1.6 V		Note 7	bps
				0.13 Note 8	Mbps

**Note 1.** The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V ≤ EVDD0 ≤ 5.5 V and 2.7 V ≤ Vb ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**Note 2.** This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to **Note 1** above to calculate the maximum transfer rate under conditions of the customer.**Note 3.** The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EVDD0 &lt; 4.0 V and 2.3 V ≤ Vb ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**Note 4.** This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.

**Note 5.** The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $2.4 \text{ V} \leq \text{EVDD0} < 3.3 \text{ V}$  and  $1.6 \text{ V} \leq \text{Vb} \leq 2.0 \text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**Note 6.** This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and Vil, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)**

**(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)**

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
SCKp cycle time	t <sub>KCY1</sub>	t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub>	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	600	ns
			2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	1000	ns
			2.4 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	2300	ns
SCKp high-level width	t <sub>KH1</sub>	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	t <sub>KCY1/2</sub> - 150		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	t <sub>KCY1/2</sub> - 340		ns
		2.4 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	t <sub>KCY1/2</sub> - 916		ns
SCKp low-level width	t <sub>KL1</sub>	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	t <sub>KCY1/2</sub> - 24		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	t <sub>KCY1/2</sub> - 36		ns
		2.4 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	t <sub>KCY1/2</sub> - 100		ns

**Caution** Select the TTL input buffer for the S<sub>l</sub>p pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 30- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

**(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)**

**(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)**

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
SCKp cycle time Note 1	tkCY2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	24 MHz < fMCK	28/fMCK	ns
			20 MHz < fMCK ≤ 24 MHz	24/fMCK	ns
			8 MHz < fMCK ≤ 20 MHz	20/fMCK	ns
			4 MHz < fMCK ≤ 8 MHz	16/fMCK	ns
			fMCK ≤ 4 MHz	12/fMCK	ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V	24 MHz < fMCK	40/fMCK	ns
			20 MHz < fMCK ≤ 24 MHz	32/fMCK	ns
			16 MHz < fMCK ≤ 20 MHz	28/fMCK	ns
			8 MHz < fMCK ≤ 16 MHz	24/fMCK	ns
			4 MHz < fMCK ≤ 8 MHz	16/fMCK	ns
		2.4 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V	24 MHz < fMCK	96/fMCK	ns
			20 MHz < fMCK ≤ 24 MHz	72/fMCK	ns
			16 MHz < fMCK ≤ 20 MHz	64/fMCK	ns
			8 MHz < fMCK ≤ 16 MHz	52/fMCK	ns
			4 MHz < fMCK ≤ 8 MHz	32/fMCK	ns
			fMCK ≤ 4 MHz	20/fMCK	ns
SCKp high-/low-level width	tKH2, tKL2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	tkCY2/2 - 24		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V	tkCY2/2 - 36		ns
		2.4 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V	tkCY2/2 - 100		ns
Slp setup time (to SCKp↑) Note 2	tsIK2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	1/fMCK + 40		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V	1/fMCK + 40		ns
		2.4 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V	1/fMCK + 60		ns
Slp hold time (from SCKp↑) Note 3	tksI2		1/fMCK + 62		ns
Delay time from SCKp↓ to SOp output Note 4	tksO2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ		2/fMCK + 240	ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ		2/fMCK + 428	ns
		2.4 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V, Cb = 30 pF, Rv = 5.5 kΩ		2/fMCK + 1146	ns

**(Notes, Caution, and Remarks are listed on the next page.)**