



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104bedfp-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin count	Package	Fields of Application Note	Ordering Part Number
) pins	80-pin plastic LFQFP	A	R5F104MFAFB#V0, R5F104MGAFB#V0, R5F104MHAFB#V0, R5F104MJAFB#V0
	$(12 \times 12 \text{ mm}, 0.5 \text{ mm pitch})$		R5F104MFAFB#X0, R5F104MGAFB#X0, R5F104MHAFB#X0, R5F104MJAFB#X0
			R5F104MKAFB#30, R5F104MLAFB#30
			R5F104MKAFB#50, R5F104MLAFB#50
	80-pin plastic LPGFP (12 × 12 mm, 0.5 mm pilch)         A         RSF104MPAFB#V0, RSF104MQAFB#V0, RSF104 RSF104MPAFB#V0, RSF104MQAFB#V0, RSF104 RSF104MPAFB#S0, RSF104MLAFB#S0           D         RSF104MLAFB#S0, RSF104MLAFB#S0         RSF104MLAFB#S0           B0-pin plastic LOFP (14 × 14 mm, 0.65 mm pilch)         D         RSF104MPGFB#V0, RSF104MGCPB#V0, RSF104MCGPB#V0, RSF104MC	R5F104MFDFB#V0, R5F104MGDFB#V0, R5F104MHDFB#V0, R5F104MJDFB#V0	
			R5F104MFDFB#X0, R5F104MGDFB#X0, R5F104MHDFB#X0, R5F104MJDFB#X0
		G	R5F104MFGFB#V0, R5F104MGGFB#V0, R5F104MHGFB#V0, R5F104MJGFB#V0
			R5F104MFGFB#X0, R5F104MGGFB#X0, R5F104MHGFB#X0, R5F104MJGFB#X0
			R5F104MKGFB#30, R5F104MLGFB#30
			R5F104MKGFB#X0, R5F104MLGFB#50
		A	R5F104MFAFA#V0, R5F104MGAFA#V0, R5F104MHAFA#V0, R5F104MJAFA#V0
	$(14 \times 14 \text{ mm}, 0.65 \text{ mm pitch})$		R5F104MFAFA#X0, R5F104MGAFA#X0, R5F104MHAFA#X0, R5F104MJAFA#X0
			R5F104MKAFA#30, R5F104MLAFA#30
			R5F104MKAFA#50, R5F104MLAFA#50
		D	R5F104MFDFA#V0, R5F104MGDFA#V0, R5F104MHDFA#V0, R5F104MJDFA#V0
			R5F104MFDFA#X0, R5F104MGDFA#X0, R5F104MHDFA#X0, R5F104MJDFA#X0
		G	R5F104MFGFA#V0, R5F104MGGFA#V0, R5F104MHGFA#V0, R5F104MJGFA#V0
			R5F104MFGFA#X0, R5F104MGGFA#X0, R5F104MHGFA#X0, R5F104MJGFA#X0
) pins		A	R5F104PFAFB#V0, R5F104PGAFB#V0, R5F104PHAFB#V0, R5F104PJAFB#V0
	(14 $ imes$ 14 mm, 0.5 mm pitch)		R5F104PFAFB#X0, R5F104PGAFB#X0, R5F104PHAFB#X0, R5F104PJAFB#X0
			R5F104PKAFB#30, R5F104PLAFB#30
			R5F104PKAFB#50, R5F104PLAFB#50
		D	R5F104PFDFB#V0, R5F104PGDFB#V0, R5F104PHDFB#V0, R5F104PJDFB#V0
			R5F104PFDFB#X0, R5F104PGDFB#X0, R5F104PHDFB#X0, R5F104PJDFB#X0
		G	R5F104PFGFB#V0, R5F104PGGFB#V0, R5F104PHGFB#V0, R5F104PJGFB#V0
			R5F104PFGFB#X0, R5F104PGGFB#X0, R5F104PHGFB#X0, R5F104PJGFB#X0
	100-pin plastic LQFP	A	R5F104PFAFA#V0, R5F104PGAFA#V0, R5F104PHAFA#V0, R5F104PJAFA#V0
	(14 $\times$ 20 mm, 0.65 mm pitch)		R5F104PFAFA#X0, R5F104PGAFA#X0, R5F104PHAFA#X0, R5F104PJAFA#X0
		D	
			R5F104PFDFA#V0, R5F104PGDFA#V0, R5F104PHDFA#V0, R5F104PJDFA#V0
		G	R5F104PFDFA#X0, R5F104PGDFA#X0, R5F104PHDFA#X0, R5F104PJDFA#X0
			R5F104PFGFA#V0, R5F104PGGFA#V0, R5F104PHGFA#V0, R5F104PJGFA#V0
			R5F104PFGFA#X0, R5F104PGGFA#X0, R5F104PHGFA#X0, R5F104PJGFA#X0
			R5F104PKGFA#30, R5F104PLGFA#30


Note Caution

For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

on The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3.2 32-pin products

• 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.


#### Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 $\mu\text{F}).$

- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).
- Remark 3. It is recommended to connect an exposed die pad to Vss.



# 1.5 Block Diagram


## 1.5.1 30-pin products



Note Mounted on the 96 KB or more code flash memory products.



# 1.5.2 32-pin products



**Note** Mounted on the 96 KB or more code flash memory products.



[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 96 KB to 256 KB)]

# Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

	(PIORU, I) are set to				(1/2				
		44-pin	48-pin	52-pin	64-pin				
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx				
		(x = F to H, J)	(x = F to H, J)	(x = F to H, J)	(x = F to H, J)				
Code flash me	emory (KB)	96 to 256	96 to 256	96 to 256	96 to 256				
Data flash me	emory (KB)	8	8	8	8				
RAM (KB)		12 to 24 Note	12 to 24 Note	12 to 24 Note	12 to 24 Note				
Address space	e	1 MB							
Main system clock	High-speed system clock	X1 (crystal/ceramic) os HS (high-speed main) HS (high-speed main) LS (low-speed main) n LV (low-voltage main)	mode: 1 to 20 MHz (V mode: 1 to 16 MHz (V node: 1 to 8 MHz (V	/DD = 2.4 to 5.5 V), DD = 1.8 to 5.5 V),	CLK)				
	High-speed on-chip oscillator clock (fiH)	HS (high-speed main) mode:       1 to 32 MHz (VDD = 2.7 to 5.5 V),         HS (high-speed main) mode:       1 to 16 MHz (VDD = 2.4 to 5.5 V),         LS (low-speed main) mode:       1 to 8 MHz (VDD = 1.8 to 5.5 V),         LV (low-voltage main) mode:       1 to 4 MHz (VDD = 1.6 to 5.5 V)							
Subsystem clo	ock	XT1 (crystal) oscillation	n, external subsystem o	clock input (EXCLKS) 32	2.768 kHz				
Low-speed on	n-chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V							
General-purpo	ose register	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)							
Minimum instr	ruction execution time	0.03125 $\mu$ s (High-speed on-chip oscillator clock: fi $\mu$ = 32 MHz operation)							
		0.05 $\mu$ s (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)							
		30.5 µs (Subsystem clock: fsub = 32.768 kHz operation)							
Instruction set	ı	<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits)</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>							
I/O port	Total	40	44	48	58				
	CMOS I/O	31	34	38	48				
	CMOS input	5	5	5	5				
	CMOS output	—	1	1	1				
	N-ch open-drain I/O (6 V tolerance)	4	4	4	4				
Timer	16-bit timer	8 channels (TAU: 4 channels, Time	er RJ: 1 channel, Timer	r RD: 2 channels, Timer	RG: 1 channel)				
	Watchdog timer	1 channel							
	Real-time clock (RTC)	1 channel							
		1 channel							
	12-bit interval timer	i channei	Timer outputs: 14 channels						
	12-bit interval timer Timer output								

(Note is listed on the next page.)

RENESAS

1	S	in	١
(	2	12	)

		80-pin	(2/2) 100-pin			
ľ	tem	R5F104Mx	R5F104Px			
		(x = F  to  H, J)	(x = F  to H, J)			
Clock output/buzz	zer output	2	2			
		<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsuB = 32.768 kHz operation)</li> </ul>				
8/10-bit resolution	n A/D converter	17 channels	20 channels			
D/A converter		2 channels	2 channels			
Comparator		2 channels	2 channels			
Serial interface		<ul> <li>[80-pin, 100-pin products]</li> <li>CSI: 2 channels/UART (UART supporting</li> <li>CSI: 2 channels/UART: 1 channel/simplifie</li> <li>CSI: 2 channels/UART: 1 channel/simplifie</li> <li>CSI: 2 channels/UART: 1 channel/simplifie</li> </ul>	ed I <sup>2</sup> C: 2 channels			
I <sup>2</sup> C bus		2 channels	2 channels			
Data transfer controller (DTC)		39 sources 39 sources				
Event link control	ler (ELC)	Event input: 26 Event trigger output: 9				
Vectored inter-	Internal	32	32			
rupt sources	External	13	13			
Key interrupt	1	8	8			
Reset		<ul> <li>Reset by RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution Note</li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C) 1.51 ±0.06 V (TA = -40 to +105°C)</li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 1.50 ±0.06 V (TA = -40 to +105°C)</li> </ul>				
Power-on-reset c	ircuit					
Voltage detector		1.63 V to 4.06 V (14 stages)				
On-chip debug fu	nction	Provided				
Power supply vol	tage	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C) V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)				
Operating ambier	nt temperature	$T_A = -40$ to +85°C (A: Consumer application $T_A = -40$ to +105°C (G: Industrial application				

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	IOL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147				20.0 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			70.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			15.0	mA
		(When duty $\leq$ 70% <sup>Note 3</sup> )	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			9.0	mA
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			4.5	mA
		Total of P05, P06, P10 to P17,	$4.0~\text{V} \leq EV_{\text{DD0}} \leq 5.5~\text{V}$			80.0	mA
		P30, P31, P50 to P57,	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			35.0	mA
		P60 to P67, P70 to P77, P80 to P87, P100, P101, P110,	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 2.7 \text{ V}$			20.0	mA
		P111, P146, P147 (When duty $\leq$ 70% <sup>Note 3</sup> )	1.6 V ≤ EVDD0 < 1.8 V			10.0	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )				150.0	mA
	IOL2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )	$1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			5.0	mA

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

**Note 1.** Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoL × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IoL = 10.0 mA
  - Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



### (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Un
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.6		m/
urrent		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.6		
ote 1				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.3		
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.3		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.4	10.2	m/
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.4	10.2	
				fносо = 32 MHz,	Normal	VDD = 5.0 V		5.0	9.6	
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.0	9.6	1
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.2	7.8	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.2	7.8	1
				fносо = 24 MHz,	Normal	VDD = 5.0 V		4.0	7.4	1
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.0	7.4	1
				fносо = 16 MHz,	Normal	VDD = 5.0 V		3.0	5.3	
				fiH = 16 MHz Note 3	operation	VDD = 3.0 V		3.0	5.3	1
			LS (low-speed main)	fносо = 8 MHz,	Normal	VDD = 3.0 V		1.4	2.3	n
			mode Note 5	fiH = 8 MHz Note 3	operation	VDD = 2.0 V		1.4	2.3	1
			LV (low-voltage main)	fносо = 4 MHz,	Normal	VDD = 3.0 V		1.3	1.9	n
mode Note 5 fiH = 4 MHz Note 3	fiH = 4 MHz Note 3	operation	VDD = 2.0 V		1.3	1.9	1			
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		3.4	6.2	r
			mode Note 5	VDD = 5.0 V	operation	Resonator connection		3.6	6.4	-
				f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		3.4	6.2	1
				VDD = 3.0 V	operation	Resonator connection		3.6	6.4	-
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.1	3.6	1
				VDD = 5.0 V	operation	Resonator connection		2.2	3.7	-
				f <sub>MX</sub> = 10 MHz Note 2,	Normal	Square wave input		2.1	3.6	-
				VDD = 3.0 V	operation	Resonator connection		2.2	3.7	-
			LS (low-speed main)	f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> ,	Normal	Square wave input		1.2	2.2	r
			mode Note 5	VDD = 3.0 V	operation	Resonator connection		1.2	2.3	1
				f <sub>MX</sub> = 8 MHz Note 2.	Normal	Square wave input		1.2	2.2	1
				$V_{DD} = 2.0 V$	operation	Resonator connection		1.2	2.3	-
			Subsystem clock	fsub = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	ŀ
			operation	$T_A = -40^{\circ}C$	operation	Resonator connection		4.9	7.1	1
				fsug = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	-
				$T_A = +25^{\circ}C$	operation	Resonator connection		4.9	7.1	-
				fsub = 32.768 kHz Note 4	Normal	Square wave input		5.1	8.8	-
				$T_A = +50^{\circ}C$	operation	Resonator connection		5.1	8.8	-
				fsug = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.5	-
				$T_A = +70^{\circ}C$	operation	Resonator connection		5.5	10.5	-
					Normal	Square wave input		6.5	14.5	-
				fsub = 32.768 kHz <sup>Note 4</sup> T <sub>A</sub> = +85°C	operation	Resonator connection		6.5	14.5	-



- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
   Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 32 MHz
    - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
  - LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 8 MHz
  - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsuB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



# 2.5 Peripheral Functions Characteristics

AC Timing Test Points



# 2.5.1 Serial array unit

### (1) During communication at same potential (UART mode)

### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	、 <b>U</b>	n-speed main) Mode	`	-speed main) Mode		oltage main) <i>I</i> ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		$2.4~V \le EV \text{DD0} \le 5.5~V$		fMCK/6 Note 2		fмск/6		fмск/6	bps
Note 1		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.7 V ≤ EVDD0 ≤ 5.5 V		fMCK/6 Note 2		fMCK/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		—		fMCK/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		_		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

- 2.4 V ≤ EVDD0 < 2.7 V: MAX. 2.6 Mbps
- $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.4 \text{ V}$ : MAX. 1.3 Mbps

 $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V}$ : MAX. 0.6 Mbps

**Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 HS (high-speed main) mode:
  $32 \text{ MHz} (2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$  

 16 MHz (2.4 V \le \text{VDD} \le 5.5 \text{ V})

 LS (low-speed main) mode:
  $8 \text{ MHz} (1.8 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$  

 LV (low-voltage main) mode:
  $4 \text{ MHz} (1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$ 

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



Parameter	Symbol	Conditions		-speed main) node		speed main) 10de		oltage main) 10de	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
SCLr clock frequency	fsc∟	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
				400 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		400 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:VD} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{array}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	t∟ow		475		1550		1550		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	475		1550		1550		ns
			1150		1550		1550		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1150		1550		1550		ns
		$\label{eq:VD} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note $2$}, \\ C_b = 100 \ \mbox{pF}, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$	1550		1550		1550		ns
Hold time when SCLr = "H"	tнıgн	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	245		610		610		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	200		610		610		ns
			675		610		610		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	600		610		610		ns
		$\label{eq:VD0} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note} \ 2, \\ C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{array}$	610		610		610		ns

# (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified l<sup>2</sup>C mode) (TA = -40 to +85°C, 1.8 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)



# (2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AVREFP} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AVREFP}, \text{Reference voltage (-)} = \text{AVREFM} = 0 \text{ V} )$ 

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$		1.2	±5.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$ Note 5		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target ANI pin: ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$ Note 5			±0.60	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±3.5	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±6.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±2.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V$ Note 5			±2.5	LSB
Analog input voltage	Vain	ANI16 to ANI20		0		AVREFP and EVDD0	V

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

**Note 3.** When  $EVDD0 \le AVREFP \le VDD$ , the MAX. values are as follows.

 Overall error:
 Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

 Integral linearity error/ Differential linearity error:
 Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

 Note 4.
 When AVREFP < EVDD0 ≤ VDD, the MAX. values are as follows.</td>

 Overall error:
 Add ±4.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.20%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

**Note 5.** When the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).



# 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

This chapter describes the following electrical specifications. Target products G: Industrial applications  $T_A = -40$  to  $+105^{\circ}C$ R5F104xxGxx

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.
- Caution 4. Please contact Renesas Electronics sales office for derating of operation under TA = +85 to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.
- Remark When RL78/G14 is used in the range of T<sub>A</sub> = -40 to +85°C, see 2. ELECTRICAL SPECIFICATIONS (T<sub>A</sub> = -40 to +85°C).



### (1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Uni
Supply current	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.80	4.36	m/
Note 1	Note 2		mode Note 7	fiн = 32 MHz Note 4	VDD = 3.0 V		0.80	4.36	1
				fносо = 32 MHz,	VDD = 5.0 V		0.49	3.67	
				fiH = 32 MHz Note 4	VDD = 3.0 V		0.49	3.67	
				fносо = 48 MHz,	VDD = 5.0 V		0.62	3.42	
				fiH = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.62	3.42	
				fносо = 24 MHz,	VDD = 5.0 V		0.4	2.85	
				fiн = 24 MHz Note 4	VDD = 3.0 V		0.4	2.85	
				fносо = 16 MHz,	VDD = 5.0 V		0.37	2.08	
				fiн = 16 MHz Note 4	VDD = 3.0 V		0.37	2.08	
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	2.45	m
			mode Note 7	VDD = 5.0 V	Resonator connection		0.40	2.57	
			f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	2.45	-	
			VDD = 3.0 V	Resonator connection		0.40	2.57		
			f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.19	1.28		
			VDD = 5.0 V	Resonator connection		0.25	1.36		
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	1.28	
				VDD = 3.0 V	Resonator connection		0.25	1.36	
			Subsystem clock	fsue = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μ
			operation	TA = -40°C	Resonator connection		0.44	0.76	
				fsue = 32.768 kHz Note 5,	Square wave input		0.30	0.57	
				TA = +25°C	Resonator connection		0.49	0.76	
				fsue = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.36	1.17	
				TA = +50°C	Resonator connection		0.59	1.36	
				fsue = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				TA = +70°C	Resonator connection		0.72	2.16	1
				fsue = 32.768 kHz Note 5,	Square wave input		0.97	3.37	
				TA = +85°C	Resonator connection		1.16	3.56	
				fsue = 32.768 kHz Note 5,	Square wave input		3.20	17.10	
				TA = +105°C	Resonator connection		3.40	17.50	
	IDD3	STOP mode	TA = -40°C	·	·		0.18	0.51	μ
	Note 6	Note 8	TA = +25°C				0.24	0.51	
			TA = +50°C				0.29	1.10	
			TA = +70°C				0.41	1.90	
			T <sub>A</sub> = +85°C				0.90	3.30	
			T <sub>A</sub> = +105°C			1	3.10	17.00	

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} < \text{EVDD0} < 10^{\circ}\text{C}$	$\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = 0 V)(2/2)
	2 100 = 0.01, 100 = 21000 = 01, (2.2)

		₩, <b>=</b> 17 ¥ ≥ 1		$VDD0 = EVDD1 \le VDD \le 5.5 \text{ V}, \text{ VSS} = EVSS0 = EVSS1 = 0 \text{ V})$								
Parameter	Symbol			Conditions	501	MIN.	TYP.	MAX.	Uni			
Supply cur-         IDD2           rent Note 1         Note 2	IDD2 Note 2	HALT mode	HS (high-speed main) mode Note 7	fносо = 64 MHz, fiн = 32 MHz <sup>Note 4</sup>	VDD = 5.0 V		0.79	4.86	mA			
			mode		VDD = 3.0 V		0.79	4.86	-			
				fносо = 32 MHz, fн = 32 MHz <sup>Note 4</sup>	VDD = 5.0 V		0.49	4.17	-			
					VDD = 3.0 V		0.49	4.17	-			
				fносо = 48 MHz, fн = 24 MHz <sup>Note 4</sup>	VDD = 5.0 V		0.62	3.82	-			
					VDD = 3.0 V		0.62	3.82				
				fносо = 24 MHz, fн = 24 MHz <sup>Note 4</sup>	VDD = 5.0 V		0.4	3.25				
					VDD = 3.0 V		0.4	3.25				
				fносо = 16 MHz, fн = 16 MHz <sup>Note 4</sup>	VDD = 5.0 V		0.38	2.28				
					VDD = 3.0 V		0.38	2.28				
			HS (high-speed main) mode Note 7	$f_{MX} = 20 \text{ MHz} \text{ Note 3},$	Square wave input		0.30	2.65	m/			
			mode note /	VDD = 5.0 V	Resonator connection		0.40	2.77	_			
				$f_{MX} = 20 \text{ MHz} \text{ Note } 3,$	Square wave input		0.30	2.65				
				VDD = 3.0 V	Resonator connection		0.40	2.77				
				$f_{MX} = 10 \text{ MHz Note 3},$	Square wave input		0.20	1.36				
				VDD = 5.0 V	Resonator connection		0.25	1.46				
				$f_{MX} = 10 \text{ MHz} \text{ Note 3},$	Square wave input		0.20	1.36				
				VDD = 3.0 V	Resonator connection		0.25	1.46				
			Subsystem clock oper-	fsuB = 32.768 kHz Note 5,	Square wave input		0.28	0.66	μ/			
			ation	TA = -40°C	Resonator connection		0.47	0.85				
				fsue = 32.768 kHz Note 5,	Square wave input		0.34	0.66				
				T <sub>A</sub> = +25°C	Resonator connection		0.53	0.85				
				fsue = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.37	2.35				
				T <sub>A</sub> = +50°C	Resonator connection		0.56	2.54				
				fsub = 32.768 kHz Note 5,	Square wave input		0.61	4.08				
				TA = +70°C	Resonator connection		0.80	4.27				
				fsue = 32.768 kHz Note 5,	Square wave input		1.55	8.09				
				TA = +85°C	Resonator connection		1.74	8.28				
				fsue = 32.768 kHz Note 5,	Square wave input		6.00	51.00				
				TA = +105°C	Resonator connection		6.00	51.00				
IDD3 STOP mode		• TA = -40°C 0.1						μ				
	Note 6	Note 8	TA = +25°C				0.25	0.57				
			TA = +50°C				0.33	2.26	1			
			T <sub>A</sub> = +70°C				0.52	3.99	1			
			TA = +85°C				1.46	8.00	1			
			TA = +105°C			1	5.50	50.00	1			

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

<R> <R>

<R> <R>

<R> <R>

### (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol			Conditions						Uni
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.9		mA
current		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.9		1
Note 1				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.5		1
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.5		1
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		6.0	11.2	m/
	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		6.0	11.2			
				fносо = 32 MHz,	Normal	VDD = 5.0 V		5.5	10.6	
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.5	10.6	
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.7	8.6	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.7	8.6	
				fносо = 24 MHz,	Normal	VDD = 5.0 V		4.4	8.2	
		fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.4	8.2	-		
				fносо = 16 MHz,	Normal	VDD = 5.0 V		3.3	5.9	1
	HS (high-speed main)	fiн = 16 MHz Note 3	operation	VDD = 3.0 V		3.3	5.9	1		
		f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		3.7	6.8	m		
		mode Note 5	V <sub>DD</sub> = 5.0 V	operation	Resonator connection		3.9	7.0		
			f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input		3.7	6.8		
					Resonator connection		3.9	7.0	1	
			f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.3	4.1	1	
				VDD = 5.0 V	operation	Resonator connection		2.3	4.2	1
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input		2.3	4.1	1
						Resonator connection		2.3	4.2	1
	-	fsue = 32.768 kHz Note 4	Normal	Square wave input		5.2	7.7	μ		
			operation	$T_A = -40^{\circ}C$	operation	Resonator connection		5.2	7.7	1
		-	fsuв = 32.768 kHz <sup>Note 4</sup>	Normal	Square wave input		5.3	7.7	1	
				$T_A = +25^{\circ}C$	operation	Resonator connection		5.3	7.7	1
				fsub = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.6	1
				TA = +50°C	operation	Resonator connection		5.5	10.6	1
				fsue = 32.768 kHz Note 4	Normal	Square wave input		5.9	13.2	
		$T_A = +70^{\circ}C$	operation	Resonator connection		6.0	13.2	1		
				fsuв = 32.768 kHz <sup>Note 4</sup>	Normal operation	Square wave input		6.8	17.5	1
				$f_{SUB} = 32.768 \text{ kHz}$ Note 4 TA = +85°C		Resonator connection		6.9	17.5	1
				fsue = 32.768 kHz <sup>Note 4</sup>	Normal	Square wave input		15.5	77.8	1
				$T_A = +105^{\circ}C$	operation				-	-
						Resonator connection		15.5	77.8	L



### (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-spe	Unit	
			MIN.	MAX.	
SIp setup time (to SCKp↓) <sup>Note</sup>	tsiкı		88		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	88		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	220		ns
SIp hold time (from SCKp↓) <sup>Note</sup>	tksi1		38		ns
		$\begin{split} & 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	38		ns
		$\label{eq:VDD0} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	38		ns
Delay time from SCKp↑ to SOp output <sup>Note</sup>	tkso1			50	ns
		$\begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		50	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		50	ns

Note When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

(Remarks are listed on the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

### 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, T <sub>A</sub> = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

(TA = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = EVsso = EVss1 = 0 V, HS (high-speed main) mode)

# 3.6.3 D/A converter characteristics


### (TA = -40 to +105°C, 2.4 V $\leq$ EVsso = EVss1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVsso = EVss1 = 0 V)

Parameter	Symbol	Cor	MIN.	TYP.	MAX.	Unit	
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M $\Omega$	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
		Rload = 8 MΩ	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7~V \leq V\text{DD} \leq 5.5~V$			3	μs
			$2.4~V \leq V_{DD} < 2.7~V$			6	μs



# 3.10 Timing of Entry to Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must end before the external reset ends.	1			ms



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

- **Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.
  - tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
  - tHD: How long to keep the TOOL0 pin at the low level from when the external resets end
    - (excluding the processing time of the firmware to control the flash memory)



**REVISION HISTORY** 

## RL78/G14 Datasheet

Rev.	Date		Description
Rev.	Date	Page	Summary
0.01	Feb 10, 2011	—	First Edition issued
0.02	May 01, 2011	1 to 2	1.1 Features revised
		3	1.2 Ordering Information revised
		4 to 13	1.3 Pin Configuration (Top View) revised
		14	1.4 Pin Identification revised
		15 to 17	1.5.1 30-pin products to 1.5.3 36-pin products revised
		23 to 26	1.6 Outline of Functions revised
0.03	Jul 28, 2011	1	1.1 Features revised
1.00	Feb 21, 2012	1 to 40	1. OUTLINE revised
		41 to 97	2. ELECTRICAL SPECIFICATIONS added
2.00	Oct 25, 2013	1	Modification of 1.1 Features
		3 to 8	Modification of 1.2 Ordering Information
		9 to 22	Modification of package type in 1.3 Pin Configuration (Top View)
		34 to 43	Modification of description of subsystem clock in 1.6 Outline of Functions
		34 to 43	Modification of description of timer output in 1.6 Outline of Functions
		34 to 43	Modification of error of data transfer controller in 1.6 Outline of Functions
		34 to 43	Modification of error of event link controller in 1.6 Outline of Functions
		45, 46	Modification of description of Tables in 2.1 Absolute Maximum Ratings
		47	Modification of Tables, notes, cautions, and remarks in 2.2 Oscillator Characteristics
		48	Modification of error of conditions of high level input voltage in 2.3.1 Pin characteristics
		49	Modification of error of conditions of low level output voltage in 2.3.1 Pin characteristics
		53 to 62	Modification of Notes and Remarks in 2.3.2 Supply current characteristics
		65, 66	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		67 to 69	Addition of AC Timing Test Points
		70 to 97	Addition of LS mode and LV mode characteristics in 2.5.1 Serial array unit
		98 to 101	Addition of LS mode and LV mode characteristics in 2.5.2 Serial interface IICA
		102 to 105	Addition of characteristics about conversion of internal reference voltage and temperature sensor in 2.6.1 A/D converter characteristics
		107	Addition of characteristic in 2.6.4 Comparator
		107	Deletion of detection delay in 2.6.5 POR circuit characteristics
		109	Modification of 2.6.7 Power supply voltage rising slope characteristics
		110	Modification of 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics
		110	Addition of characteristic in 2.8 Flash Memory Programming Characteristics
		111	Addition of description in 2.10 Timing for Switching Flash Memory Programming Modes