



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104bfafp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.2 Ordering Information



Part No. R5F104LEAxxxFB#V0 Packaging specification #30: Tray (LFQFP, LQFP) #U0: Tray (HWQFN, WFLGA, FLGA) #V0: Tray (LFQFP, LQFP, LSSOP) #50: Embossed Tape (LFQFP, LQFP) #W0:Embossed Tape (HWQFN, WFLGA, FLGA) #X0: Embossed Tape (LFQFP, LQFP, LSSOP) Package type: SP: LSSOP, 0.65 mm pitch FP: LQFP, 0.80 mm pitch FA: LQFP, 0.65 mm pitch FB: LFQFP, 0.50 mm pitch NA: HWQFN, 0.50 mm pitch LA: WFLGA, 0.50 mm pitch FLGA, 0.50 mm pitch ROM number (Omitted with blank products) Fields of application: A: Consumer applications, TA = -40 to +85 °C D: Industrial applications, TA = -40 to +85  $^{\circ}$ C G: Industrial applications, TA = -40 to +105 °C ROM capacity: A: 16 KB C: 32 KB D: 48 KB E: 64 KB F: 96 KB G: 128 KB H: 192 KB J: 256 KB K: 384 KB L: 512 KB Pin count: A: 30-pin B: 32-pin C: 36-pin E: 40-pin F: 44-pin G: 48-pin J: 52-pin L: 64-pin M: 80-pin P: 100-pin RL78/G14 Memory type: F: Flash memory Renesas MCU Renesas semiconductor product



(2/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
40 pins	40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)	A	R5F104EAANA#U0, R5F104ECANA#U0, R5F104EDANA#U0, R5F104EEANA#U0, R5F104EFANA#U0, R5F104EGANA#U0, R5F104EHANA#U0
			R5F104EAANA#W0, R5F104ECANA#W0, R5F104EDANA#W0, R5F104EEANA#W0, R5F104EEANA#W0, R5F104EFANA#W0, R5F104EHANA#W0
		D	R5F104EADNA#U0, R5F104ECDNA#U0, R5F104EDDNA#U0, R5F104EEDNA#U0, R5F104EEDNA#U0, R5F104EFDNA#U0, R5F104EFDNA#U0
			R5F104EADNA#W0, R5F104ECDNA#W0, R5F104EDDNA#W0, R5F104EEDNA#W0, R5F104EEDNA#W0, R5F104EFDNA#W0, R5F104EHDNA#W0
		G	R5F104EAGNA#U0, R5F104ECGNA#U0, R5F104EDGNA#U0, R5F104EEGNA#U0, R5F104EEGNA#U0, R5F104EFGNA#U0, R5F104EGGNA#U0, R5F104EHGNA#U0
			R5F104EAGNA#W0, R5F104ECGNA#W0, R5F104EDGNA#W0, R5F104EEGNA#W0, R5F104EFGNA#W0, R5F104EGGNA#W0, R5F104EHGNA#W0
44 pins	44-pin plastic LQFP $(10 \times 10, 0.8 \text{ mm pitch})$	A	R5F104FAAFP#V0, R5F104FCAFP#V0, R5F104FDAFP#V0, R5F104FEAFP#V0, R5F104FFAFP#V0, R5F104FGAFP#V0, R5F104FHAFP#V0, R5F104FJAFP#V0
			R5F104FAAFP#X0, R5F104FCAFP#X0, R5F104FDAFP#X0, R5F104FEAFP#X0, R5F104FFAFP#X0, R5F104FGAFP#X0, R5F104FHAFP#X0, R5F104FJAFP#X0
		D	R5F104FADFP#V0, R5F104FCDFP#V0, R5F104FDDFP#V0, R5F104FEDFP#V0, R5F104FFDFP#V0, R5F104FGDFP#V0, R5F104FHDFP#V0, R5F104FJDFP#V0
			R5F104FADFP#X0, R5F104FCDFP#X0, R5F104FDDFP#X0, R5F104FEDFP#X0, R5F104FFDFP#X0, R5F104FGDFP#X0, R5F104FHDFP#X0, R5F104FJDFP#X0
		G	R5F104FAGFP#V0, R5F104FCGFP#V0, R5F104FDGFP#V0, R5F104FEGFP#V0, R5F104FFGFP#V0, R5F104FGGFP#V0, R5F104FHGFP#V0, R5F104FJGFP#V0
			R5F104FAGFP#X0, R5F104FCGFP#X0, R5F104FDGFP#X0, R5F104FEGFP#X0, R5F104FFGFP#X0, R5F104FGGFP#X0, R5F104FHGFP#X0, R5F104FJGFP#X0

Note For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



## 1.3.6 48-pin products

• 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)



- **Note 2.** Mounted on the 384 KB or more code flash memory products.
- Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

## **1.6** Outline of Functions

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 16 KB to 64 KB)]

# Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

					(1/2)		
		30-pin	32-pin	36-pin	40-pin		
	Item	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)		
Code flash memo	ry (KB)	16 to 64	16 to 64	16 to 64	16 to 64		
Data flash memor	у (КВ)	4	4	4	4		
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note		
Address space		1 MB					
Main system       High-speed system       X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)         clock       clock       HS (high-speed main) mode: 1 to 20 MHz (Vod = 2.7 to 5.5 V),         HS (high-speed main) mode: 1 to 16 MHz (Vod = 2.4 to 5.5 V),       LS (low-speed main) mode: 1 to 8 MHz (Vod = 1.8 to 5.5 V),         LV (low-voltage main) mode: 1 to 4 MHz (Vod = 1.6 to 5.5 V)       HS (high-speed main) mode: 1 to 32 MHz (Vod = 2.7 to 5.5 V),         High-speed on-chip       HS (high-speed main) mode: 1 to 32 MHz (Vod = 2.7 to 5.5 V),         HS (high-speed main) mode: 1 to 16 MHz (Vod = 2.4 to 5.5 V),       HS (high-speed main) mode: 1 to 16 MHz (Vod = 2.4 to 5.5 V),							
		LS (low-speed main) mode	e: 1 to 8 MHz (VDD = 1.8	to 5.5 V),			
Subsystem clock	LV (low-voltage main) mode: 1 to 4 IMHZ (VDD = 1.5 to 5.5 V)     XT1 (crystal) (external substance       .em clock						
Low-speed on-chip oscillator clock 15 kHz (TYP.): VDD = 1.6 to 5.5 V							
General-purpose	register	8 bits $\times$ 32 registers (8 bits	$s \times 8$ registers $\times 4$ banks)				
Minimum instructi	on execution time	$0.03125\mu s$ (High-speed o	n-chip oscillator clock: fін	= 32 MHz operation)			
		$0.05 \ \mu s$ (High-speed syste	em clock: fmx = 20 MHz op	eration)			
		- 30.5 µs (Subsystem clock: fsub = 32.768 kHz operation)					
Instruction set		<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/log</li> <li>Multiplication (8 bits × 8</li> <li>Multiplication and Accun</li> <li>Rotate, barrel shift, and</li> </ul>	gical operation (8/16 bits) bits, 16 bits × 16 bits), Div nulation (16 bits × 16 bits bit manipulation (Set, rese	ision (16 bits ÷ 16 bits, 32 ∣ + 32 bits) ₂t, test, and Boolean operai	bits ÷ 32 bits) tion), etc.		
I/O port	Total	26	28	32	36		
	CMOS I/O	21	22	26	28		
	CMOS input	3	3	3	5		
	CMOS output	—	_	—	—		
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3		
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer R	RJ: 1 channel, Timer RD: 2	channels, Timer RG: 1 ch	annel)		
	Watchdog timer	1 channel					
	Real-time clock (RTC)	1 channel					
	12-bit interval timer	1 channel					
	Timer output	Timer outputs: 13 channels PWM outputs: 9 channels					
	RTC output		_		1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)		

(Note is listed on the next page.)



**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions		HS (high-s main) mo	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксү1	tkcy1 ≥ 4/fclk		300		1150		1150		ns
			$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	500		1150		1150		ns
				1150		1150		1150		ns
SCKp high-level width	tкнı	tkH1 4.0 V $\leq$ EVDD0 $\leq$ 5.5 V, 2.7 V $\leq$ Vb $\leq$ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ		tксү1/2 - 75		tксү1/2 - 75		tксү1/2 - 75		ns
		$2.7 V \le EV_{DD0}$ $2.3 V \le V_b \le 2.$ $C_b = 30 pF, R_b$	< 4.0 V, 7 V, = 2.7 kΩ	tксү1/2 - 170		tксү1/2 - 170		tксү1/2 - 170		ns
		$1.8 V \le EV_{DD0}$ $1.6 V \le V_b \le 2.$ $C_b = 30 \text{ pF, Rb}$	< 3.3 V, 0 V <sup>Note</sup> , = 5.5 kΩ	tксү1/2 - 458		tксү1/2 - 458		tkcy1/2 - 458		ns
SCKp low-level width	tĸL1	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		tксү1/2 - 12		tксү1/2 - 50		tксү1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq 2. \\ C_{b} = 30 \ pF, \ R_{b} \end{array}$	< 4.0 V, 7 V, = 2.7 kΩ	tксү1/2 - 18		tксү1/2 - 50		tkcy1/2 - 50		ns
		$1.8 V \le EV_{DD0}$ $1.6 V \le V_b \le 2.$ $C_b = 30 \text{ pF, Rb}$	< 3.3 V, 0 V <sup>Note</sup> , = 5.5 kΩ	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

**Note** Use it with  $EVDD0 \ge Vb$ .

(Remarks are listed two pages after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

### (2) I<sup>2</sup>C fast mode

### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions		Conditions HS (high-speed LS (lo main) mode main		LS (lov main)	LS (low-speed main) mode		LV (low-voltage main) mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode:	$2.7~V \leq EV_{DD0} \leq 5.5~V$	0	400	0	400	0	400	kHz
		fc∟k ≥ 3.5 MHz	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	0	400	0	400	0	400	kHz
Setup time of restart condi-	tsu: STA	$2.7~V \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
tion		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
Hold time Note 1	thd: STA	$2.7~V \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
Hold time when SCLA0 = "L"	t∟ow	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		1.3		1.3		1.3		μs
		$1.8 \text{ V} \leq EV_{DD0} \leq$	$1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			1.3		1.3		μs
Hold time when SCLA0 = "H"	tніgн	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μs
		$1.8~V \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD0} \leq$	5.5 V	100		100		100		ns
		$1.8~V \leq EV_{DD0} \leq$	5.5 V	100		100		100		ns
Data hold time (transmission)	thd: dat	$2.7~V \leq EV_{DD0} \leq$	5.5 V	0	0.9	0	0.9	0	0.9	μs
Note 2		$1.8 \text{ V} \leq EV_{\text{DD0}} \leq$	5.5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	tsu: sto	$2.7~V \leq EV_{\text{DD0}} \leq$	5.5 V	0.6		0.6		0.6		μs
		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
Bus-free time	tвuғ	$2.7 \text{ V} \leq EV_{DD0} \leq$	5.5 V	1.3		1.3		1.3		μs
		$1.8~V \leq EV_{\text{DD0}} \leq$	5.5 V	1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the DEAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode:  $C_b$  = 320 pF,  $R_b$  = 1.1 k $\Omega$ 



- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.<br/>HS (high-speed main) mode:  $2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$ @1 MHz to 32 MHz
  - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



### RL78/G14

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- **Note 2.** When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.

Note 5.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.<br/>HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @1 \text{ MHz}$  to 32 MHz

2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz

Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



(				-,			(
Items	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Timer RD input high-level width, low-level width	ttdih, ttdi∟	TRDIOA0, TRDIOA1, TRDIOE TRDIOC0, TRDIOC1, TRDIO	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1				ns
Timer RD forced cutoff signal	<b>t</b> TDSIL	P130/INTP0	$2MHz < fclk \le 32 MHz$	1			μs
input low-level width			fclk ≤ 2 MHz	1/fclк + 1			
Timer RG input high-level	tтgiн,	TRGIOA, TRGIOB		2.5/fclk			ns
width, low-level width	t⊤GIL						
TO00 to TO03,	fто	HS (high-speed main) mode	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			16	MHz
TO10 to TO13,			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
TRJIO0, TRJO0,			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
TRDIOC0, TRDIOC1,							
TRDIOD0, TRDIOD1,							
TRGIOA, TRGIOB							
output frequency							
PCLBUZ0, PCLBUZ1 output	<b>f</b> PCL	HS (high-speed main) mode	$4.0~V \leq EV_{DD0} \leq 5.5~V$			16	MHz
frequency			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
Interrupt input high-level	tinth,	INTP0	$2.4~V \le V \text{DD} \le 5.5~V$	1			μs
width, low-level width	tintl	INTP1 to INTP11	$2.4~V \leq EV_{DD0} \leq 5.5~V$	1			μs
Key interrupt input low-level width	tĸĸ	KR0 to KR7	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	250			ns
RESET low-level width	trsl			10			μs

## (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)



# (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions		HS (high-speed	main) mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 5	tксү2	$4.0~V \leq EV_{DD0} \leq 5.5~V$	20 MHz < fмск	16/fмск		ns
			fмск ≤ 20 MHz	12/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	16 MHz < fмск	<b>16/f</b> мск		ns
			fмск ≤ 16 MHz	12/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	·	12/fмск and 1000		ns
SCKp high-/low-level width	tкн2, tкL2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		tксү2/2 - 14		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		tксү2/2 - 16		ns
		$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$		tĸcy2/2 - 36		ns
SIp setup time (to SCKp↑) Note 1	tsık2	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$		1/fмск + 40		ns
		$2.4~V \leq EV_{DD0} \leq 5.5~V$		1/fмск + 60		ns
SIp hold time (from SCKp <sup>↑</sup> ) Note 2	tksi2			1/fмск + 62		ns
Delay time from SCKp $\downarrow$ to SOp output $^{\text{Note 3}}$	tĸso2	C = 30 pF Note 4	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 66	ns
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		2/fмск + 113	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SOp output lines.

Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)

Remark 2. fMck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
  - m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.



## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)

(TA = -40 to +105°C, 2	$4 V \leq EVDD0 = EVDD^{4}$	$1 \leq VDD \leq 5.5 V, VSS$	= EVSS0 = EVSS1 = 0	V)
		,		

(1/2)

Parameter	Symbol	Conditions	HS (high-spe	Unit	
			MIN.	MAX.	
SCLr clock frequency	fsc∟			400 Note 1	kHz
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		400 Note 1	kHz
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$		100 Note 1	kHz
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		100 Note 1	kHz
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW		1200		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1200		ns
			4600		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	4600		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	4650		ns
Hold time when SCLr = "H"	tнigн		620		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	500		ns
			2700		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	2400		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	1830		ns



# 3.5.2 Serial interface IICA

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit		
			Standar	d mode	Fast	mode	
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscl	Fast mode: fc∟ĸ ≥ 3.5 MHz	—	—	0	400	kHz
		Standard mode: fc∟k ≥ 1 MHz	0	100	_	—	kHz
Setup time of restart condition	tsu: STA		4.7		0.6		μs
Hold time Note 1	thd: STA		4.0		0.6		μs
Hold time when SCLA0 = "L"	t∟ow		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu: dat		250		100		ns
Data hold time (transmission) Note 2	thd: dat		0	3.45	0	0.9	μs
Setup time of stop condition	tsu: sto		4.0		0.6		μs
Bus-free time	<b>t</b> BUF		4.7		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the DE DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 

#### **IICA** serial transfer timing



**Remark** n = 0, 1



(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$2.4~\text{V} \leq \text{V}\text{DD} \leq 5.5~\text{V}$		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μs
		Target pin: ANI0 to ANI14, ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: internal reference voltage, and temperature sensor output voltage	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
		(HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			±2.0	LSB
Analog input voltage	Vain	ANI0 to ANI14		0		Vdd	V
		ANI16 to ANI20		0		EV <sub>DD0</sub>	V
		Internal reference voltage (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, HS (high-speed main) mode)			V <sub>BGR</sub> Note 3		
		Temperature sensor output voltage (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, HS (high-speed main) n	node)	V <sub>TMPS25</sub> Note 3			V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



# 4.2 32-pin products

R5F104BAANA, R5F104BCANA, R5F104BDANA, R5F104BEANA, R5F104BFANA, R5F104BGANA R5F104BADNA, R5F104BCDNA, R5F104BDDNA, R5F104BEDNA, R5F104BFDNA, R5F104BGDNA R5F104BAGNA, R5F104BCGNA, R5F104BDGNA, R5F104BEGNA, R5F104BFGNA, R5F104BGGNA











Referance	Dimens	Dimension in Millimeters					
Symbol	Min	Nom	Max				
D	4.95	5.00	5.05				
E	4.95	5.00	5.05				
Α	0.70	0.75	0.80				
b	0.18	0.25	0.30				
е		0.50	—				
Lp	0.30	0.40	0.50				
x			0.05				
У			0.05				

ITEM		D2		E2			
		MIN	NOM	MAX	MIN	NOM	MAX
EXPOSED DIE PAD VARIATIONS	A	3.45	3.50	3.55	3.45	3.50	3.55

©2012 Renesas Electronics Corporation. All rights reserved.



# 4.4 40-pin products

R5F104EAANA, R5F104ECANA, R5F104EDANA, R5F104EEANA, R5F104EFANA, R5F104EGANA, R5F104EHANA

R5F104EADNA, R5F104ECDNA, R5F104EDDNA, R5F104EEDNA, R5F104EFDNA, R5F104EGDNA, R5F104EHDNA

R5F104EAGNA, R5F104ECGNA, R5F104EDGNA, R5F104EEGNA, R5F104EFGNA, R5F104EGGNA, R5F104EHGNA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN40-6x6-0.50	PWQN0040KC-A	P40K8-50-4B4-4	0.09











Referance	Dimension in Millimeters					
Symbol	Min	Nom	Max			
D	5.95	6.00	6.05			
E	5.95	6.00	6.05			
А	0.70	0.75	0.80			
b	0.18	0.25	0.30			
е		0.50				
Lp	0.30	0.40	0.50			
x	x —		0.05			
У	—		0.05			

ITEM		D2		E2			
		MIN	NOM	MAX	MIN	NOM	MAX
EXPOSED DIE PAD VARIATIONS	А	4.45	4.50	4.55	4.45	4.50	4.55

©2012 Renesas Electronics Corporation. All rights reserved.



R5F104GAANA, R5F104GCANA, R5F104GDANA, R5F104GEANA, R5F104GFANA, R5F104GGANA, R5F104GHANA, R5F104GJANA

R5F104GADNA, R5F104GCDNA, R5F104GDDNA, R5F104GEDNA, R5F104GFDNA, R5F104GGDNA, R5F104GJDNA, R5F104GJDNA

R5F104GAGNA, R5F104GCGNA, R5F104GDGNA, R5F104GEGNA, R5F104GFGNA, R5F104GGGNA,

R5F104GHGNA, R5F104GJGNA

R5F104GKANA, R5F104GLANA

R5F104GKGNA, R5F104GLGNA



©2012 Renesas Electronics Corporation. All rights reserved.



## R5F104LKAFB, R5F104LLAFB R5F104LKGFB, R5F104LLGFB





REVISION HISTORY	RL78/G14 Datasheet
------------------	--------------------

Pov Data		Description		
Nev.	Page		Summary	
3.20	Jan 05, 2015	p.135, 137, 139, 141, 143, 145	Modification of specifications in 3.3.2 Supply current characteristics	
		p.197	Modification of part number in 4.7 52-pin products	
3.30	Aug 12, 2016	p.143, 145	Addition of maximum values in (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products of 3.3.2 Supply current characteristics	

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash<sup>®</sup> technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.