

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104bgafp-v0


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/G14

1.3.5 44-pin products

• 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.


Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 $\mu\text{F}).$

- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).



1.3.9 80-pin products

- 80-pin plastic LQFP (14 \times 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 \times 12 mm, 0.5 mm pitch)




Note Mounted on the 384 KB or more code flash memory products.

- Caution 1. Make EVsso pin the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the VSS and EVSS0 pins to separate ground lines.
- **Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

RENESAS

1.5.6 48-pin products



Note Mounted on the 96 KB or more code flash memory products.



[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

					(1/2				
		44-pin	48-pin	52-pin	64-pin				
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx				
		(x = A, C to E)	(x = A, C to E)	(x = C to E)	(x = C to E)				
Code flash me	emory (KB)	16 to 64	16 to 64	32 to 64	32 to 64				
Data flash me	mory (KB)	4	4	4	4				
RAM (KB)		2.5 to 5.5 Note 2.5 to 5.5 Note 4 to 5.5 Note 4 to 5.5 Note							
Address spac	e	1 MB							
Main system clock	High-speed system clock	HS (high-speed main) HS (high-speed main) LS (low-speed main) m	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)HS (high-speed main) mode:1 to 20 MHz (VDD = 2.7 to 5.5 V),HS (high-speed main) mode:1 to 16 MHz (VDD = 2.4 to 5.5 V),LS (low-speed main) mode:1 to 8 MHz (VDD = 1.8 to 5.5 V),LV (low-voltage main) mode:1 to 4 MHz (VDD = 1.6 to 5.5 V)						
	High-speed on-chip oscillator clock (fiH)	HS (high-speed main) LS (low-speed main) m	HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)						
Subsystem cl	ock	XT1 (crystal) oscillation	n, external subsystem cl	ock input (EXCLKS) 3	2.768 kHz				
Low-speed or	n-chip oscillator clock	15 kHz (TYP.): Vod = 1	.6 to 5.5 V						
General-purpose register		8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks)							
Minimum instr	ruction execution time	0.03125 μ s (High-speed on-chip oscillator clock: fi μ = 32 MHz operation)							
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)							
		30.5 μs (Subsystem clock: fsuв = 32.768 kHz operation)							
Instruction set	ſ	 Multiplication (8 bits > Multiplication and Accession 	/logical operation (8/16 < 8 bits, 16 bits × 16 bits) cumulation (16 bits × 16 nd bit manipulation (Set), Division (16 bits ÷ 16 bits + 32 bits)					
I/O port					· · · · · · · // · · ·				
/O port	Total	40	44	48	58				
	Total CMOS I/O	40 31	44 34	48 38					
- Port		-			58				
	CMOS I/O	31	34	38	58 48				
port	CMOS I/O CMOS input	31	34 5	38 5	58 48 5				
	CMOS I/O CMOS input CMOS output N-ch open-drain I/O	31 5 — 4 8 channels	34 5 1	38 5 1 4	58 48 5 1 4				
	CMOS I/O CMOS input CMOS output N-ch open-drain I/O (6 V tolerance)	31 5 — 4 8 channels	34 5 1 4	38 5 1 4	58 48 5 1 4				
	CMOS I/O CMOS input CMOS output N-ch open-drain I/O (6 V tolerance) 16-bit timer	31 5 — 4 8 channels (TAU: 4 channels, Time	34 5 1 4	38 5 1 4	58 48 5 1 4				
	CMOS I/O CMOS input CMOS output N-ch open-drain I/O (6 V tolerance) 16-bit timer Watchdog timer Real-time clock	31 5 — 4 8 channels (TAU: 4 channels, Time 1 channel	34 5 1 4	38 5 1 4	58 48 5 1 4				
Timer	CMOS I/O CMOS input CMOS output N-ch open-drain I/O (6 V tolerance) 16-bit timer Watchdog timer Real-time clock (RTC)	31 5 	34 5 1 4 er RJ: 1 channel, Timer	38 5 1 4	58 48 5 1 4				

(Note is listed on the next page.)

RENESAS

1	ი	in	١
(2	12)

		80-pin	(2/2) 100-pin			
	tem	· · · · · · · · · · · · · · · · · · ·	•			
1	tem	R5F104Mx (x = K, L)	R5F104Px (x = K, L)			
Clock output/buzz	zer output	2	2			
		 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2. (Main system clock: fMAIN = 20 MHz operati 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.03 (Subsystem clock: fsub = 32.768 kHz operation) 	1			
8/10-bit resolution	n A/D converter	17 channels	20 channels			
D/A converter		2 channels	2 channels			
Comparator		2 channels	2 channels			
Serial interface		 [80-pin, 100-pin products] CSI: 2 channels/UART (UART supporting L CSI: 2 channels/UART: 1 channel/simplified CSI: 2 channels/UART: 1 channel/simplified CSI: 2 channels/UART: 1 channel/simplified 	I I ² C: 2 channels			
	I ² C bus	2 channels	2 channels			
Data transfer controller (DTC)		39 sources	39 sources			
Event link control	ler (ELC)	Event input: 26 Event trigger output: 9				
Vectored inter-	Internal	32	32			
rupt sources	External	13	13			
Key interrupt		8	8			
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution ^{Note} Internal reset by RAM parity error Internal reset by illegal-memory access				
Power-on-reset c	ircuit	• Power-on-reset: $1.51 \pm 0.04 \text{ V}$ (TA = -40 1.51 $\pm 0.06 \text{ V}$ (TA = -40 • Power-down-reset: $1.50 \pm 0.04 \text{ V}$ (TA = -40 1.50 $\pm 0.06 \text{ V}$ (TA = -40	0 to +105°C) 0 to +85°C)			
Voltage detector		1.63 V to 4.06 V (14 stages)				
On-chip debug fu	nction	Provided				
Power supply vol	tage	V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)				
Operating ambier	nt temperature	$T_A = -40$ to +85°C (A: Consumer applications, D: Industrial applications), $T_A = -40$ to +105°C (G: Industrial applications)				

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or onchip debug emulator.



2. ELECTRICAL SPECIFICATIONS (TA = -40 to $+85^{\circ}$ C)

This chapter describes the following electrical specifications.

Target products A: Consumer applications TA = -40 to +85°C

R5F104xxAxx

- D: Industrial applications TA = -40 to +85°C R5F104xxDxx
- G: Industrial applications when TA = -40 to +105°C products is used in the range of TA = -40 to +85°C R5F104xxGxx
- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	IOL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147				20.0 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			70.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			15.0	mA
		(When duty \leq 70% ^{Note 3})	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			9.0	mA
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			4.5	mA
		Total of P05, P06, P10 to P17,	$4.0~\text{V} \leq EV_{\text{DD0}} \leq 5.5~\text{V}$			80.0	mA
		P30, P31, P50 to P57,	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			35.0	mA
		P60 to P67, P70 to P77, P80 to P87, P100, P101, P110,	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 2.7 \text{ V}$			20.0	mA
		P111, P146, P147 (When duty \leq 70% ^{Note 3})	1.6 V ≤ EVDD0 < 1.8 V			10.0	mA
		Total of all pins (When duty \leq 70% ^{Note 3})				150.0	mA
	IOL2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			5.0	mA

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoL × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IoL = 10.0 mA
 - Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(4) Peripheral Functions (Common to all products)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I _{FIL} Note 1				0.20		μA
RTC operating current	IRTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operat- ing current	IIT Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	fi∟ = 15 kHz			0.22		μA
A/D converter operating cur- rent	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μA
Temperature sensor operat- ing current	ITMPS Note 1				75.0		μA
D/A converter operating cur- rent	IDAC Notes 1, 11, 13	Per D/A converter channel				1.5	mA
Comparator operating cur-	ICMP Notes 1, 12, 13	Notes 1, 12, 13 $V_{DD} = 5.0 V$, Regulator output voltage = 2.1 V	Window mode		12.5		μA
rent			Comparator high-speed mode		6.5		μΑ
			Comparator low-speed mode		1.7		μΑ
		VDD = 5.0 V,	Window mode		8.0		μA
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μA
			Comparator low-speed mode		1.3		μA
LVD operating current	ILVD Notes 1, 7				0.08		μΑ
Self-programming operat- ing current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
			The A/D conversion opera- tions are performed, Low volt- age mode, AVREFP = VDD = 3.0 V		1.20	1.44	
		CSI/UART operation			0.70	0.84	
		DTC operation			3.10		

Note 1. Current flowing to VDD.

Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.

Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.

Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	、 U	n-speed main) Mode	`	-speed main) Mode		oltage main) <i>I</i> ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		$2.4~V \leq EV \text{DD0} \leq 5.5~V$		fMCK/6 Note 2		fмск/6		fмск/6	bps
Note 1		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.7 V ≤ EVDD0 ≤ 5.5 V		fMCK/6 Note 2		fMCK/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		—		fMCK/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		_		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

- 2.4 V ≤ EVDD0 < 2.7 V: MAX. 2.6 Mbps
- $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.4 \text{ V}$: MAX. 1.3 Mbps

 $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V}$: MAX. 0.6 Mbps

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 HS (high-speed main) mode:
 $32 \text{ MHz} (2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$

 16 MHz (2.4 V \le \text{VDD} \le 5.5 \text{ V})

 LS (low-speed main) mode:
 $8 \text{ MHz} (1.8 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$

 LV (low-voltage main) mode:
 $4 \text{ MHz} (1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



RL78/G14

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	Cor	nditions		h-speed mode	•	/-speed mode	LV (low- main)	-voltage mode	Unit
				MIN. MAX.		MIN.	MAX.	MIN.	MAX.	-
SCKp cycle time	tксү2	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,$	24 MHz < fмск	14/fмск		—		—		ns
Note 1		$2.7~V \leq V_b \leq 4.0~V$	20 MHz < fmck \leq 24 MHz	12/fмск		—		—		ns
			$8 \text{ MHz} < \text{fmck} \le 20 \text{ MHz}$	10/fмск		—		—		ns
			$4 \text{ MHz} < \text{fmck} \le 8 \text{ MHz}$	8/fмск		16/fмск		_		ns
			fмск ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.7~V \leq EV_{DD0} < 4.0~V,$	24 MHz < fмск	20/fмск		—		—		ns
		$2.3~V \leq V_b \leq 2.7~V$	20 MHz < fмск ≤ 24 MHz	16/fмск		—		—		ns
			16 MHz < fмск ≤ 20 MHz	14/fмск		—		—		ns
			$8 \text{ MHz} < \text{fmck} \le 16 \text{ MHz}$	12/fмск		—		—		ns
			$4 \text{ MHz} < \text{fmck} \le 8 \text{ MHz}$	8/fмск		16/fмск		—		ns
			fмск ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V},$	24 MHz < fмск	48/fмск		—		—		ns
		1.6 V ≤ V _b ≤ 2.0 V Note 2	20 MHz < fмск ≤ 24 MHz	36/fмск		-		—		ns
			16 MHz < fмск ≤ 20 MHz	32/fмск		-		—		ns
			$8 \text{ MHz} < \text{fmck} \le 16 \text{ MHz}$	26/fмск		-		—		ns
			$4 \text{ MHz} < \text{fmck} \le 8 \text{ MHz}$	16/fмск		16/fмск		—		ns
			fмск ≤ 4 MHz	10/fмск		10/fмск		10/fмск		ns
SCKp high-/ low-level width	tкн2, tк∟2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2$	$2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	tксү2/2 - 12		tксү2/2 - 50		tксү2/2 - 50		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2$	$2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$	tксү2/2 - 18		tксү2/2 - 50		tксү2/2 - 50		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, $	$1.6 \text{ V} \leq V_b \leq 2.0 \text{ V} \text{ Note 2}$	tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑) Note 3	tsık2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2$	$2.7~V \leq V_b \leq 4.0~V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2$	$2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, T$	$1.6 \text{ V} \leq V_b \leq 2.0 \text{ V} \text{ Note 2}$	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) Note 4	tĸsı2			1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp	tĸso2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2$ Cb = 30 pF, Rb = 1.4 kΩ	,		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
output ^{Note 5}		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2$ C _b = 30 pF, R _b = 2.7 kΩ			2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $C_b = 30 \text{ pF}, \text{Rv} = 5.5 \text{ kG}$	1.6 V \leq Vb \leq 2.0 V Note 2,		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

(TA = -40 to +85°C	. 1.8 V < EVDD0 :	$= EVDD1 \leq VDD$	< 5.5 V. Vss = EV	SS0 = EVSS1 = 0 V)
		,		_ 010 1, 100 - 11	000 = 10001 = 0.07

(Notes, Caution, and Remarks are listed on the next page.)



(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AVREFP} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AVREFP}, \text{Reference voltage (-)} = \text{AVREFM} = 0 \text{ V})$

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$		1.2	±5.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$ Note 5		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target ANI pin: ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$ Note 5			±0.60	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±3.5	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±6.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±2.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V$ Note 5			±2.5	LSB
Analog input voltage	Vain	ANI16 to ANI20		0		AVREFP and EVDD0	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When $EVDD0 \le AVREFP \le VDD$, the MAX. values are as follows.

 Overall error:
 Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

 Integral linearity error/ Differential linearity error:
 Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

 Note 4.
 When AVREFP < EVDD0 ≤ VDD, the MAX. values are as follows.</td>

 Overall error:
 Add ±4.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.20%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

Note 5. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).



3.1 Absolute Maximum Ratings

Absolute Maximum Ratings

		0 199		(172)
Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to V _{DD} +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P64 to P67,	and -0.3 to VDD +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P140 to P147		
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137,	-0.3 to V _{DD} +0.3 Note 2	V
		P150 to P156, EXCLK, EXCLKS, RESET		
Output voltage	V01	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P60 to P67,	and -0.3 to VDD +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P130, P140 to P147		
	V02	P20 to P27, P150 to P156	-0.3 to VDD +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	v
	VAI2	ANI0 to ANI14	-0.3 to VDD +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	v

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage



(1/2)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @1 MHz to 32 MHz
 - 2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



Parameter	Symbol	Condit	tions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I _{FIL} Note 1				0.20		μA
RTC operating current	IRTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operat- ing current	IIT Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter operating cur- rent	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.3	1.7	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μA
Temperature sensor operat- ing current	ITMPS Note 1				75.0		μA
D/A converter operating cur- rent	IDAC Notes 1, 11, 13	Per D/A converter channel				1.5	mA
Comparator operating cur-	ICMP Notes 1, 12, 13	lotes 1, 12, 13 V _{DD} = 5.0 V, Regulator output voltage = 2.1 V	Window mode		12.5		μA
rent			Comparator high-speed mode		6.5		μA
			Comparator low-speed mode		1.7		μA
		VDD = 5.0 V,	Window mode		8.0		μA
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μA
			Comparator low-speed mode		1.3		μA
LVD operating current	ILVD Notes 1, 7		·		0.08		μA
Self-programming operat- ing current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	1.10	mA
			The A/D conversion opera- tions are performed, Low volt- age mode, AV _{REFP} = V _{DD} = 3.0 V		1.20	2.04	
		CSI/UART operation			0.70	1.54	
		DTC operation			3.10		

(4) Peripheral Functions (Common to all products)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Note 1. Current flowing to VDD.

Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.

Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.

Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

$(1A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{VSS} = \text{EVSS0} = \text{EVSS1} = 0 \text{ V})$							(2/2)
Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Timer RD input high-level width, low-level width	tтdін, tтdі∟	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1		3/fclк			ns
Timer RD forced cutoff signal	t TDSIL	Р130/INTP0 2MHz < fclк ≤ 32 MHz		1			μs
input low-level width			fclk ≤ 2 MHz	1/fclк + 1			
Timer RG input high-level width, low-level width	tтGін, tтGі∟	TRGIOA, TRGIOB		2.5/fclk			ns
TO00 to TO03,	fто	HS (high-speed main) mode	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$			16	MHz
TO10 to TO13,			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
TRJIO0, TRJO0, TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB output frequency			2.4 V ≤ EVDD0 < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output frequency	fPCL HS (high-speed main) mode	$4.0~V \leq EV_{DD0} \leq 5.5~V$			16	MHz	
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
Interrupt input high-level width, low-level width	tinth,	INTP0	$2.4~V \leq V_{DD} \leq 5.5~V$	1			μs
	t INTL	INTP1 to INTP11	$2.4~V \leq EV_{DD0} \leq 5.5~V$	1			μs
Key interrupt input low-level width	tкr	KR0 to KR7	$2.4 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$	250			ns
RESET low-level width	trsl			10			μs

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)



Interrupt Request Input Timing

RESET



The smaller maximum transfer rate derived by using fMck/12 or the following expression is the valid maximum transfer Note 5. rate.

Expression for calculating the transfer rate when 2.4 V \leq EVDD0 < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

1

Maximum transfer rate =
$$\frac{1.5}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$

Baud rate e

$$\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}$$


$$(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides


- This value as an example is calculated when the conditions described in the "Conditions" column are met. Note 6. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.
- Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin Caution products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Reference Voltage Input channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = V _{DD} Reference voltage (-) = V _{SS}	Reference voltage (+) = V _{BGR} Reference voltage (-)= AV _{REFM}
ANI0 to ANI14	Refer to 3.6.1 (1).	Refer to 3.6.1 (3).	Refer to 3.6.1 (4).
ANI16 to ANI20	Refer to 3.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to 3.6.1 (1) .		_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution AV _{REFP} = V _{DD} Note 3	$2.4~V \leq AV_{REFP} \leq 5.5~V$		1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution Target pin: ANI2 to ANI14	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μs
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	μs
			$2.4~V \le V_{DD} \le 5.5~V$	17		39	μs
		10-bit resolution Target pin: Internal reference voltage, and temperature sensor output volt- age (HS (high-speed main) mode)	$3.6~V \le V_{DD} \le 5.5~V$	2.375		39	μs
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.5625		39	μs
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution AV _{REFP} = V _{DD} Note 3	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.25	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution AV _{REFP} = V _{DD} Note 3	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±0.25	%FSR
Integral linearity error Note 1	ILE	10-bit resolution AV _{REFP} = V _{DD} Note 3	$2.4~V \le AV_{REFP} \le 5.5~V$			±2.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AV _{REFP} = V _{DD} Note 3	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±1.5	LSB
Analog input voltage	VAIN	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage output (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)		VBGR Note 4			V
		Temperature sensor output voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed n	nain) mode)	VTMPS25 Note 4		V	

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

 Note 3.
 When AVREFP < VDD, the MAX. values are as follows.</th>

 Overall error:
 Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

 Integral linearity error/ Differential linearity error:
 Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

 Note 4.
 Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.




R5F104LCAFB, R5F104LDAFB, R5F104LEAFB, R5F104LFAFB, R5F104LGAFB, R5F104LHAFB, R5F104LJAFB

R5F104LCDFB, R5F104LDDFB, R5F104LEDFB, R5F104LFDFB, R5F104LGDFB, R5F104LHDFB, R5F104LJDFB

R5F104LCGFB, R5F104LDGFB, R5F104LEGFB, R5F104LFGFB, R5F104LGGFB, R5F104LHGFB, R5F104LJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35	



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

