

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 26 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 36-WFLGA |
| Supplier Device Package | 36-WFLGA (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104ccala-u0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(1/5)


| | | | (1/5) |
|--------------|--|----------------------------------|--|
| Pin count | Package | Fields of Application Note | Ordering Part Number |
| 30 pins | 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch) | Α | R5F104AAASP#V0, R5F104ACASP#V0, R5F104ADASP#V0, R5F104AEASP#V0, R5F104AFASP#V0, R5F104AGASP#V0 |
| | | | R5F104AAASP#X0, R5F104ACASP#X0, R5F104ADASP#X0, R5F104AEASP#X0, R5F104AFASP#X0, R5F104AGASP#X0 |
| | | D | R5F104AADSP#V0, R5F104ACDSP#V0, R5F104ADDSP#V0, R5F104AEDSP#V0, R5F104AFDSP#V0, R5F104AGDSP#V0 |
| | | | R5F104AADSP#X0, R5F104ACDSP#X0, R5F104ADDSP#X0, R5F104AEDSP#X0, R5F104AFDSP#X0, R5F104AGDSP#X0 |
| | | G | R5F104AAGSP#V0, R5F104ACGSP#V0, R5F104ADGSP#V0, R5F104AEGSP#V0, R5F104AFGSP#V0, R5F104AGGSP#V0 |
| | | | R5F104AAGSP#X0, R5F104ACGSP#X0, R5F104ADGSP#X0, R5F104AEGSP#X0, R5F104AFGSP#X0, R5F104AGGSP#X0 |
| 32 pins | 32-pin plastic HWQFN (5×5 mm, 0.5 mm pitch) | А | R5F104BAANA#U0, R5F104BCANA#U0, R5F104BDANA#U0, R5F104BEANA#U0, R5F104BFANA#U0, R5F104BGANA#U0 |
| | | | R5F104BAANA#W0, R5F104BCANA#W0, R5F104BDANA#W0, R5F104BEANA#W0, R5F104BFANA#W0, R5F104BGANA#W0 |
| | | D | R5F104BADNA#U0, R5F104BCDNA#U0, R5F104BDDNA#U0, R5F104BEDNA#U0, R5F104BFDNA#U0, R5F104BGDNA#U0 |
| | | | R5F104BADNA#W0, R5F104BCDNA#W0, R5F104BDDNA#W0, R5F104BEDNA#W0, R5F104BFDNA#W0, R5F104BGDNA#W0 |
| | | G | R5F104BAGNA#U0, R5F104BCGNA#U0, R5F104BDGNA#U0, R5F104BEGNA#U0, R5F104BFGNA#U0, R5F104BGGNA#U0 |
| | | | R5F104BAGNA#W0, R5F104BCGNA#W0, R5F104BDGNA#W0, R5F104BEGNA#W0, R5F104BFGNA#W0, R5F104BGGNA#W0 |
| | 32-pin plastic LQFP $(7 \times 7, 0.8 \text{ mm pitch})$ | А | R5F104BAAFP#V0, R5F104BCAFP#V0, R5F104BDAFP#V0, R5F104BEAFP#V0, R5F104BFAFP#V0, R5F104BGAFP#V0 |
| | | | R5F104BAAFP#X0, R5F104BCAFP#X0, R5F104BDAFP#X0, R5F104BEAFP#X0, R5F104BFAFP#X0, R5F104BGAFP#X0 |
| | | D | R5F104BADFP#V0, R5F104BCDFP#V0, R5F104BDDFP#V0, R5F104BEDFP#V0, R5F104BFDFP#V0, R5F104BGDFP#V0 |
| | | | R5F104BADFP#X0, R5F104BCDFP#X0, R5F104BDDFP#X0, R5F104BEDFP#X0, R5F104BFDFP#X0, R5F104BGDFP#X0 |
| | | G | R5F104BAGFP#V0, R5F104BCGFP#V0, R5F104BDGFP#V0, R5F104BEGFP#V0, R5F104BFGFP#V0, R5F104BGGFP#V0 |
| | | | R5F104BAGFP#X0, R5F104BCGFP#X0, R5F104BDGFP#X0, R5F104BEGFP#X0, R5F104BFGFP#X0, R5F104BGGFP#X0 |
| 36 pins | 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch) | A | R5F104CAALA#U0, R5F104CCALA#U0, R5F104CDALA#U0, R5F104CEALA#U0, R5F104CFALA#U0, R5F104CGALA#U0 |
| | | | R5F104CAALA#W0, R5F104CCALA#W0, R5F104CDALA#W0, R5F104CEALA#W0, R5F104CFALA#W0, R5F104CGALA#W0 |
| | | G | R5F104CAGLA#U0, R5F104CCGLA#U0, R5F104CDGLA#U0, R5F104CEGLA#U0, R5F104CFGLA#U0, R5F104CGGLA#U0 |
| | | | R5F104CAGLA#W0, R5F104CCGLA#W0, R5F104CDGLA#W0, R5F104CEGLA#W0, R5F104CFGLA#W0, R5F104CGGLA#W0 |

Note For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.8 64-pin products


- 64-pin plastic LQFP (14 × 14 mm, 0.8 mm pitch)
- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



- Note 1. Mounted on the 96 KB or more code flash memory products.
- Note 2. Mounted on the 384 KB or more code flash memory products.
- Caution 1. Make EVsso pin the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.
- Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).


1.5 Block Diagram

1.5.1 **30-pin products**



Note Mounted on the 96 KB or more code flash memory products.

1.5.5 44-pin products



Note Mounted on the 96 KB or more code flash memory products.

(2/2)

| | | <u> </u> | (2/2) | | | | | |
|---------------------|----------------------|---|---|--|--|--|--|--|
| | | 80-pin | 100-pin | | | | | |
| I | tem | R5F104Mx | R5F104Px | | | | | |
| | | (x = K, L) | (x = K, L) | | | | | |
| Clock output/buzz | zer output | 2 | 2 | | | | | |
| | | 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2. (Main system clock: fmain = 20 MHz operations of the system clock: fmain = 20 MHz operations of the system clock: fsub = 32.768 kHz, 4.05 (Subsystem clock: fsub = 32.768 kHz operations) | on) 96 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz | | | | | |
| 8/10-bit resolution | n A/D converter | 17 channels | 20 channels | | | | | |
| D/A converter | | 2 channels | 2 channels | | | | | |
| Comparator | | 2 channels | 2 channels | | | | | |
| Serial interface | | CSI: 2 channels/UART: 1 channel/simplified | CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 2 channels CSI: 2 channels/UART: 1 channel/simplified I²C: 2 channels CSI: 2 channels/UART: 1 channel/simplified I²C: 2 channels | | | | | |
| | I ² C bus | 2 channels | 2 channels | | | | | |
| Data transfer con | troller (DTC) | 39 sources | 39 sources | | | | | |
| Event link control | ler (ELC) | Event input: 26 Event trigger output: 9 | | | | | | |
| Vectored inter- | Internal | 32 | 32 | | | | | |
| rupt sources | External | 13 | 13 | | | | | |
| Key interrupt | | 8 | 8 | | | | | |
| Reset | | Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access | | | | | | |
| Power-on-reset c | ircuit | • Power-on-reset: 1.51 ±0.04 V (TA = -40 1.51 ±0.06 V (TA = -40 • Power-down-reset: 1.50 ±0.04 V (TA = -40 1.50 ±0.06 V (TA = -40 | to +105°C) to +85°C) | | | | | |
| Voltage detector | | 1.63 V to 4.06 V (14 stages) | | | | | | |
| On-chip debug fu | nction | Provided | | | | | | |
| Power supply vol | tage | V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C) | | | | | | |
| Operating ambier | nt temperature | $T_A = -40 \text{ to } +85^{\circ}\text{C}$ (A: Consumer applications $T_A = -40 \text{ to } +105^{\circ}\text{C}$ (G: Industrial applications | ** | | | | | |

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or onchip debug emulator.

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter | Symbol | | | Conditions | | | MIN. | TYP. | MAX. | Unit |
|-------------------|--------|--------------------------|----------------------------------|----------------------------------|----------------------|-------------------------|------|------|------|------|
| Supply | IDD1 | Operat- | HS (high-speed main) | fHOCO = 64 MHz, | Basic | V _{DD} = 5.0 V | | 2.6 | | mA |
| current Note 1 | | ing mode | mode Note 5 | f _{IH} = 32 MHz Note 3 | operation | V _{DD} = 3.0 V | | 2.6 | | |
| Note 1 | | | | fHOCO = 32 MHz, | Basic | V _{DD} = 5.0 V | | 2.3 | | |
| | | | | fih = 32 MHz Note 3 | operation | V _{DD} = 3.0 V | | 2.3 | | |
| | | | HS (high-speed main) | fHOCO = 64 MHz, | Normal | V _{DD} = 5.0 V | | 5.4 | 10.2 | mA |
| | | | mode Note 5 | fih = 32 MHz Note 3 | operation | V _{DD} = 3.0 V | | 5.4 | 10.2 | |
| | | | | fHOCO = 32 MHz, | Normal | V _{DD} = 5.0 V | | 5.0 | 9.6 | |
| | | | | fih = 32 MHz Note 3 | operation | V _{DD} = 3.0 V | | 5.0 | 9.6 | |
| | | | | fHOCO = 48 MHz, | Normal | V _{DD} = 5.0 V | | 4.2 | 7.8 | |
| | | | | fih = 24 MHz Note 3 | operation | V _{DD} = 3.0 V | | 4.2 | 7.8 | |
| | | | | fhoco = 24 MHz, | Normal | V _{DD} = 5.0 V | | 4.0 | 7.4 | |
| | | | | fih = 24 MHz Note 3 | operation | V _{DD} = 3.0 V | | 4.0 | 7.4 | |
| | | | | fHOCO = 16 MHz, | Normal | V _{DD} = 5.0 V | | 3.0 | 5.3 | |
| | | | | fih = 16 MHz Note 3 | operation | V _{DD} = 3.0 V | | 3.0 | 5.3 | |
| | | | LS (low-speed main) | fHOCO = 8 MHz, | Normal | V _{DD} = 3.0 V | | 1.4 | 2.3 | mA |
| | | | mode Note 5 | fih = 8 MHz Note 3 | operation | V _{DD} = 2.0 V | | 1.4 | 2.3 | |
| | | | LV (low-voltage main) | fHOCO = 4 MHz, | Normal | V _{DD} = 3.0 V | | 1.3 | 1.9 | mA |
| | | | mode Note 5 | H = 4 MHz Note 3 | operation | V _{DD} = 2.0 V | | 1.3 | 1.9 | |
| | | | HS (high-speed main) | f _{MX} = 20 MHz Note 2, | Normal | Square wave input | | 3.4 | 6.2 | mA |
| | | | V _{DD} = 5.0 V | operation | Resonator connection | | 3.6 | 6.4 | | |
| | | | f _{MX} = 20 MHz Note 2, | Normal | Square wave input | | 3.4 | 6.2 | | |
| | | | V _{DD} = 3.0 V | operation | Resonator connection | | 3.6 | 6.4 | | |
| | | | | fmx = 10 MHz Note 2, | Normal | Square wave input | | 2.1 | 3.6 | |
| | | | | V _{DD} = 5.0 V | operation | Resonator connection | | 2.2 | 3.7 | |
| | | | | f _{MX} = 10 MHz Note 2, | Normal | Square wave input | | 2.1 | 3.6 | |
| | | | | V _{DD} = 3.0 V | operation | Resonator connection | | 2.2 | 3.7 | |
| | | | LS (low-speed main) | f _{MX} = 8 MHz Note 2, | Normal | Square wave input | | 1.2 | 2.2 | mA |
| | | | mode Note 5 | V _{DD} = 3.0 V | operation | Resonator connection | | 1.2 | 2.3 | |
| | | | | f _{MX} = 8 MHz Note 2, | Normal | Square wave input | | 1.2 | 2.2 | |
| | | | | V _{DD} = 2.0 V | operation | Resonator connection | | 1.2 | 2.3 | |
| | | | Subsystem clock | fsuB = 32.768 kHz Note 4 | Normal | Square wave input | | 4.9 | 7.1 | μА |
| | | | operation | TA = -40°C | operation | Resonator connection | | 4.9 | 7.1 | |
| | | | | fsuB = 32.768 kHz Note 4 | Normal | Square wave input | | 4.9 | 7.1 | |
| | | | T _A = +25°C | operation | Resonator connection | | 4.9 | 7.1 | | |
| | | | fsuB = 32.768 kHz Note 4 | Normal | Square wave input | | 5.1 | 8.8 | - | |
| | | | T _A = +50°C | operation | Resonator connection | | 5.1 | 8.8 | 1 | |
| | | | fsuB = 32.768 kHz Note 4 | Normal | Square wave input | | 5.5 | 10.5 | | |
| | | | T _A = +70°C | operation | Resonator connection | | 5.5 | 10.5 | | |
| | | fsuB = 32.768 kHz Note 4 | Normal | Square wave input | | 6.5 | 14.5 | 1 | | |
| | | | | TA = +85°C | operation | Resonator connection | | 6.5 | 14.5 | 1] |

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4~V \leq V_{DD} \leq 5.5~V \textcircled{@}1~MHz$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
 Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
 Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

$$(TA = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le EVDD0 = EVDD1 \le VDD \le 5.5 \text{ V}, VSS = EVSS0 = EVSS1 = 0 \text{ V})$$

(2/2)

| Parameter | Symbol | Conditions | | HS (high-speed main) mode | | peed main) ode | ` | ltage main) ode | Unit |
|---|--------|--|------|---------------------------|------|-------------------|------|--------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SIp setup time (to SCKp↓) Note 2 | tsıĸ1 | $ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $ | 23 | | 110 | | 110 | | ns |
| | | $ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 20 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $ | 33 | | 110 | | 110 | | ns |
| SIp hold time (from SCKp↓) Note 2 | tksı1 | $ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $ | 10 | | 10 | | 10 | | ns |
| | | $ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 20 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $ | 10 | | 10 | | 10 | | ns |
| Delay time from SCKp↑ to SOp output Note 2 | tkso1 | $ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $ | | 10 | | 10 | | 10 | ns |
| | | $ \begin{aligned} 2.7 & \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $ | | 10 | | 10 | | 10 | ns |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remark 1. $Rb[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)
- Remark 3. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number

 (mn = 00))
- Remark 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter | Symbol | | Conditions | HS (high-s main) mo | | LS (low-speed mode | , | LV (low-vo main) mo | • | Unit |
|-----------------------|--------|---|---|------------------------|------|--------------------|------|------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkcy1 | tkcy1 ≥ 4/fclk | $ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $ | 300 | | 1150 | | 1150 | | ns |
| | | | $ \begin{aligned} 2.7 & \ V \leq EV_{DDO} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b & = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $ | 500 | | 1150 | | 1150 | | ns |
| | | | $ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V Note}, \\ &C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $ | 1150 | | 1150 | | 1150 | | ns |
| SCKp high-level width | tкн1 | $ 4.0 \ V \le EV_{DD0} \le 5.5 \ V, $ | | tксү1/2 - 75 | | tксү1/2 - 75 | | tксү1/2 - 75 | | ns |
| | | $\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$ | | tkcy1/2 - 170 | | tксү1/2 - 170 | | tксу1/2 - 170 | | ns |
| | | 1.8 V ≤ EVDD0 1.6 V ≤ Vb ≤ 2 Cb = 30 pF, Rb | 0 V Note, | tkcy1/2 - 458 | | tkcy1/2 - 458 | | tkcy1/2 - 458 | | ns |
| SCKp low-level width | tKL1 | 4.0 V ≤ EVDD0 2.7 V ≤ Vb ≤ 4. Cb = 30 pF, Rb | 0 V, | tксү1/2 - 12 | | tkcy1/2 - 50 | | tксү1/2 - 50 | | ns |
| | | 2.7 V ≤ EVDD0 2.3 V ≤ Vb ≤ 2 Cb = 30 pF, Rb | 7 V, | tксү1/2 - 18 | | tkcy1/2 - 50 | | tксү1/2 - 50 | | ns |
| | | 1.8 V ≤ EVDD0 1.6 V ≤ Vb ≤ 2 Cb = 30 pF, Rb | 0 V Note, | tkcy1/2 - 50 | | tксү1/2 - 50 | | tксү1/2 - 50 | | ns |

Note Use it with $EVDD0 \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$ (2/3)

| Parameter | Symbol | Conditions | , , | speed main) | , | peed main) ode | , | oltage main) ode | Unit |
|---|--------|---|------|-------------|------|-------------------|------|---------------------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SIp setup time (to SCKp↑) Note 1 | tsıĸ1 | $ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $ | 81 | | 479 | | 479 | | ns |
| | | $ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega $ | 177 | | 479 | | 479 | | ns |
| | | $ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V Note 2}, \\ &C_{\text{b}} = 30 \text{ pF, } R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $ | 479 | | 479 | | 479 | | ns |
| SIp hold time (from SCKp↑) Note 1 | tksi1 | $ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 1.4 \text{ k}\Omega \end{aligned} $ | 19 | | 19 | | 19 | | ns |
| | | $ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega $ | 19 | | 19 | | 19 | | ns |
| | | $ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note 2}, \\ &C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $ | 19 | | 19 | | 19 | | ns |
| Delay time from SCKp↓ to SOp output Note 1 | tkso1 | $ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 1.4 \text{ k}\Omega \end{aligned} $ | | 100 | | 100 | | 100 | ns |
| | | | | 195 | | 195 | | 195 | ns |
| | | $\begin{array}{c} 1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ 1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note 2}, \\ \text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k}\Omega \end{array}$ | | 483 | | 483 | | 483 | ns |

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

Note 2. Use it with $EV_{DD0} \ge V_b$.

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. Use it with $EVDD0 \ge V_b$.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp1" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

| Parameter | Symbol | Conditions | HS (high-speed r | main) | LS (low-speed m | nain) | LV (low-voltage r mode | main) | Unit |
|----------------------------------|---------|--|---------------------|-------|---------------------|-------|---------------------------|-------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Data setup time (reception) | tsu:dat | $ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $ | 1/fmck + 135 Note 3 | | 1/fmck + 190 Note 3 | | 1/fmck + 190 Note 3 | | ns |
| | | $ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $ | 1/fmck + 135 Note 3 | | 1/fmck + 190 Note 3 | | 1/fmck + 190 Note 3 | | ns |
| | | $ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned} $ | 1/fmck + 190 Note 3 | | 1/fmck + 190 Note 3 | | 1/fmck + 190 Note 3 | | ns |
| | | $ \begin{aligned} 2.7 & \ V \leq EV_{DDO} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $ | 1/fmck + 190 Note 3 | | 1/fmck + 190 Note 3 | | 1/fmck + 190 Note 3 | | ns |
| | | $ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} &\text{Note 2}, \\ &C_{\text{b}} = 100 \text{ pF}, &R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $ | 1/fmck + 190 Note 3 | | 1/fmck + 190 Note 3 | | 1/fmck + 190 Note 3 | | ns |
| Data hold time (transmission) | thd:dat | $ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
| | | $ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
| | | $ \begin{aligned} &4.0 \; \text{V} \leq \text{EV} \text{DDO} \leq 5.5 \; \text{V}, \\ &2.7 \; \text{V} \leq \text{V}_\text{b} \leq 4.0 \; \text{V}, \\ &\text{C}_\text{b} = 100 \; \text{pF}, \; \text{R}_\text{b} = 2.8 \; \text{k} \Omega \end{aligned} $ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
| | | $ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega \end{aligned} $ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
| | | $\begin{split} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \stackrel{\text{Note 2}}{\sim}, \\ &C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{split}$ | 0 | 405 | 0 | 405 | 0 | 405 | ns |

Note 1. The value must also be equal to or less than fMCK/4.

Caution

Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Note 2. Use it with $EVDD0 \ge V_b$.

Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(3/5)

| Items | Symbol | Conditions | 3 | MIN. | TYP. | MAX. | Unit |
|---------------------|--------|--|--|-----------|------|-------------------|------|
| Input voltage, high | VIH1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | Normal input buffer | 0.8 EVDD0 | | EV _{DD0} | V |
| | VIH2 | P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55, | TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V | 2.2 | | EV _{DD0} | V |
| | | P80, P81, P142, P143 | TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V | 2.0 | | EV _{DD0} | V |
| | | | TTL input buffer 2.4 V ≤ EVDD0 < 3.3 V | 1.5 | | EV _{DD0} | V |
| | VIH3 | P20 to P27, P150 to P156 | 0.7 Vdd | | VDD | V | |
| | VIH4 | P60 to P63 | | 0.7 EVDD0 | | 6.0 | V |
| | VIH5 | P121 to P124, P137, EXCLK, EX | CLKS, RESET | 0.8 Vdd | | VDD | V |
| Input voltage, low | VIL1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | Normal input buffer | 0 | | 0.2 EVDD0 | V |
| | VIL2 | P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55, | TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V | 0 | | 0.8 | V |
| | | P80, P81, P142, P143 | TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V | 0 | | 0.5 | V |
| | | | TTL input buffer 2.4 V ≤ EV _{DD0} < 3.3 V | 0 | | 0.32 | V |
| | VIL3 | P20 to P27, P150 to P156 | | 0 | | 0.3 Vdd | V |
| | VIL4 | P60 to P63 | | 0 | | 0.3 EVDD0 | V |
| | VIL5 | P121 to P124, P137, EXCLK, EX | CLKS, RESET | 0 | | 0.2 Vdd | V |

Caution The maximum value of ViH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(5/5)

| Items | Symbol | Conditi | ons | | MIN. | TYP. | MAX. | Unit |
|----------------------------------|--------|--|------------|---------------------------------------|------|------|------|------|
| Input leakage cur- rent, high | ILIH1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | Vi = EVDDO |) | | | 1 | μΑ |
| | ILIH2 | P20 to P27, P137, P150 to P156, RESET | VI = VDD | | | | 1 | μΑ |
| | ILIH3 | P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS) | VI = VDD | In input port or external clock input | | | 1 | μА |
| | | | | In resonator con- nection | | | 10 | μА |
| Input leakage current, low | ILIL1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | VI = EVsso | | | | -1 | μΑ |
| | ILIL2 | P20 to P27, P137, P150 to P156, RESET | Vı = Vss | | | | -1 | μΑ |
| | ILIL3 | P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS) | VI = VSS | In input port or external clock input | | | -1 | μА |
| | | | | In resonator con- nection | | | -10 | μА |
| On-chip pull-up resistance | Rυ | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | VI = EVsso | , In input port | 10 | 20 | 100 | kΩ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fil: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

| Parameter | Symbol | | Conditions | HS (high-s | peed main) mode | Unit |
|---------------|--------|-----------|--|------------|---------------------------------|------|
| | | | | MIN. | MAX. | • |
| Transfer rate | | reception | $4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$ | | f _{MCK} /12 Note 1 | bps |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | | 2.6 | Mbps |
| | | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$ | | f _{MCK} /12 Note 1 | bps |
| | | | Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} Note 3 | | 2.6 | Mbps |
| | | | $2.4 \text{ V} \le \text{EVddo} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}$ | | f _{MCK} /12 Notes 1, 2 | bps |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | | 2.6 | Mbps |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V: MAX. } 1.3 \text{ Mbps}$

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz (2.4 V \leq VDD \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13)

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

3.6.4 Comparator

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter | Symbol | Col | nditions | MIN. | TYP. | MAX. | Unit |
|---|--------|---|---|------|----------|-------------------------|------|
| Input voltage range | Ivref | | | 0 | | EVDD0 - 1.4 | V |
| | Ivcmp | | | -0.3 | | EV _{DD0} + 0.3 | V |
| Output delay | td | V _{DD} = 3.0 V Input slew rate > 50 mV/μs | Comparator high-speed mode, standard mode | | | 1.2 | μs |
| | | | Comparator high-speed mode, window mode | | | 2.0 | μs |
| | | | Comparator low-speed mode, standard mode | | 3.0 | 5.0 | μs |
| High-electric-potential reference voltage | VTW+ | Comparator high-speed mode | e, window mode | | 0.76 VDD | | V |
| Low-electric-potential ref- erence voltage | VTW- | Comparator high-speed mode | e, window mode | | 0.24 VDD | | V |
| Operation stabilization wait time | tсмр | | | 100 | | | μs |
| Internal reference voltage Note | VBGR | $2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{ HS (h}$ | nigh-speed main) mode | 1.38 | 1.45 | 1.50 | ٧ |


Note Not usable in sub-clock operation or STOP mode.

3.6.5 POR circuit characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, Vss = 0 \text{ V})$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------|--------|---|------|------|------|------|
| Power on/down reset threshold | VPOR | Voltage threshold on VDD rising | 1.45 | 1.51 | 1.57 | V |
| | VPDR | Voltage threshold on VDD falling Note 1 | 1.44 | 1.50 | 1.56 | V |
| Minimum pulse width Note 2 | Tpw | | 300 | | | μs |

- **Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.
- Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



(2) Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-------------------|--------|--|------------------------------|------|------|------|------|
| Voltage detection | VLVDD0 | VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage | | 2.64 | 2.75 | 2.86 | V |
| threshold | VLVDD1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.81 | 2.92 | 3.03 | V |
| | | | Falling interrupt voltage | 2.75 | 2.86 | 2.97 | V |
| | VLVDD2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.90 | 3.02 | 3.14 | V |
| | | | Falling interrupt voltage | 2.85 | 2.96 | 3.07 | V |
| | VLVDD3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.90 | 4.06 | 4.22 | ٧ |
| | | | Falling interrupt voltage | 3.83 | 3.98 | 4.13 | V |

3.6.7 Power supply voltage rising slope characteristics


$(TA = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------|------------|------|------|------|------|
| Power supply voltage rising slope | SVDD | | | | 54 | V/ms |


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.


R5F104BAAFP, R5F104BCAFP, R5F104BDAFP, R5F104BEAFP, R5F104BFAFP, R5F104BGAFP R5F104BADFP, R5F104BCDFP, R5F104BDDFP, R5F104BEDFP, R5F104BFGFP, R5F104BGGFP R5F104BGFP, R5F104BG

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-LQFP32-7x7-0.80 | PLQP0032GB-A | P32GA-80-GBT-1 | 0.2 |









(UNIT:mm)

| | (UNIT:mm) |
|------|-------------|
| ITEM | DIMENSIONS |
| D | 7.00±0.10 |
| E | 7.00±0.10 |
| HD | 9.00±0.20 |
| HE | 9.00±0.20 |
| Α | 1.70 MAX. |
| A1 | 0.10±0.10 |
| A2 | 1.40 |
| b | 0.37±0.05 |
| С | 0.145±0.055 |
| L | 0.50±0.20 |
| θ | 0° to 8° |
| е | 0.80 |
| х | 0.20 |
| у | 0.10 |

NOTE

- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.