

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

 $\times \square$


Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	26
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-WFLGA
Supplier Device Package	36-WFLGA (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104cdala-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.5 Block Diagram

1.5.1 30-pin products



Note Mounted on the 96 KB or more code flash memory products.



Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xD (x = A to C, E to G, J, L): Start address FE900H
	R5F104xE (x = A to C, E to G, J, L): Start address FE900H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



(2/2)	
(2)2)	

		44-pin	48-pin	52-pin	(2/) 64-pin				
	tem	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx				
		(x = F to H, J)	(x = F to H, J)	(x = F to H, J)	(x = F to H, J)				
Clock output/buzzer output		2	2	2	2				
		(Main system clock: • 256 Hz, 512 Hz, 1.02	 2 2 2 2 2 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fMAIN = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsuB = 32.768 kHz operation) 						
8/10-bit resolution	n A/D converter	10 channels	10 channels	12 channels	12 channels				
D/A converter		2 channels		1					
Comparator		2 channels							
Serial interface		 [44-pin products] CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 2 channels/UART: 1 channel/simplified I²C: 2 channels [48-pin, 52-pin products] CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 2 channels CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 2 channels CSI: 2 channels/UART: 1 channel/simplified I²C: 2 channels [64-pin products] CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 2 channels [64-pin products] CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 2 channels [64-pin products] CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 2 channels [64-pin products] CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 2 channels [64-pin products] CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 2 channels CSI: 2 channels/UART: 1 channel/simplified I²C: 2 channels 							
	I ² C bus	1 channel	1 channel	1 channel	1 channel				
Data transfer con	troller (DTC)	31 sources	32 sources		33 sources				
Event link control	ller (ELC)	Event input: 22 Event trigger output: 9							
Vectored inter-	Internal	24	24	24	24				
rupt sources	External	7	10	12	13				
Key interrupt		4	6	8	8				
Reset Power-on-reset circuit		 Internal reset by wat Internal reset by pow Internal reset by volt Internal reset by illeg Internal reset by illeg Internal reset by illeg Power-on-reset: 							
		1.51 ±0.06 V (TA = -40 to +105°C) • Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 1.50 ±0.06 V (TA = -40 to +105°C)							
Voltage detector		1.63 V to 4.06 V (14 stages)							
On-chip debug fu		Provided	101 0700						
Power supply vol	tage	VDD = 1.6 to 5.5 V (TA VDD = 2.4 to 5.5 V (TA							
Operating ambie	nt temperature	$T_A = -40$ to +85°C (A: Consumer applications, D: Industrial applications), $T_A = -40$ to +105°C (G: Industrial applications)							

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin products (code flash memory 96 KB to 256 KB)]
 Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

			(1/2				
		80-pin	100-pin				
Item		R5F104Mx	R5F104Px				
		(x = F to H, J)	(x = F to H, J)				
Code flash me	emory (KB)	96 to 256	96 to 256				
Data flash memory (KB)		8	8				
RAM (KB)		12 to 24 Note	12 to 24 Note				
Address space	e	1 MB					
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main a HS (high-speed main) mode: 1 to 20 MHz (VE HS (high-speed main) mode: 1 to 16 MHz (VE LS (low-speed main) mode: 1 to 8 MHz (VE LV (low-voltage main) mode: 1 to 4 MHz (VE	DD = 2.7 to 5.5 V), DD = 2.4 to 5.5 V), DD = 1.8 to 5.5 V), DD = 1.6 to 5.5 V), DD = 1.6 to 5.5 V).				
	High-speed on-chip oscillator clock (fін)	HS (high-speed main) mode: 1 to 32 MHz (VE HS (high-speed main) mode: 1 to 16 MHz (VE LS (low-speed main) mode: 1 to 8 MHz (VE LV (low-voltage main) mode: 1 to 4 MHz (VE	op = 2.4 to 5.5 V), o = 1.8 to 5.5 V),				
Subsystem clo	ock	XT1 (crystal) oscillation, external subsystem cl	ock input (EXCLKS) 32.768 kHz				
Low-speed on	-chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V					
General-purpo	ose register	8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks)					
Minimum instr	uction execution time	0.03125 μ s (High-speed on-chip oscillator clock: fi H = 32 MHz operation)					
		0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation)					
		30.5 µs (Subsystem clock: fsuB = 32.768 kHz operation)					
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 					
I/O port	Total	74	92				
	CMOS I/O	64	82				
	CMOS input	5	5				
	CMOS output	1	1				
	N-ch open-drain I/O (6 V tolerance)	4	4				
Timer	16-bit timer	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)					
	Watchdog timer	1 channel					
	Real-time clock (RTC)	1 channel					
	12-bit interval timer	1 channel					
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels					
	RTC output	1 • 1 Hz (subsystem clock: fsuв = 32.768 kHz)					

Note

In the case of the 24 KB, this is about 23 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

Absolute Maximum Ratings

(2/2)

					(2/	
Parameter	Symbols		Conditions	Ratings	Unit	
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA	
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA	
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA	
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA	
		Total of all pins		-2	mA	
Output current, low	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA	
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA	
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA	
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA	
		Total of all pins		5	mA	
Operating ambient tem-	Та	In normal c	operation mode	-40 to +85	°C	
perature		In flash me	mory programming mode			
Storage temperature	Tstg			-65 to +150	°C	

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Output voltage, high	VOH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	4.0 V ≤ EVDD0 ≤ 5.5 V, Іон1 = -10.0 mA	EVDD0 - 1.5			V
		P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -3.0 mA	EVDD0 - 0.7			V
		P111, P120, P130, P140 to P147	1.8 V ≤ EVDD0 ≤ 5.5 V, Іон1 = -1.5 mA	EVDD0 - 0.5			V
			1.6 V ≤ EVDD0 < 1.8 V, Іон1 = -1.0 mA	EVDD0 - 0.5			V
	Voh2	P20 to P27, P150 to P156	1.6 V ≤ VDD ≤ 5.5 V, IOH2 = -100 μA	Vdd - 0.5			V
Output voltage, low	Vol.1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 20.0 mA			1.3	V
			$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 8.5 \text{ mA}$			0.7	V
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 3.0 mA			0.6	V
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 1.5 mA			0.4	V
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 0.6 mA			0.4	V
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 0.3 mA			0.4	V
	Vol2	P20 to P27, P150 to P156	$1.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V},$ Iol2 = 400 μA			0.4	V
	Vol3 P60	P60 to P63	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 15.0 mA			2.0	V
			$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 5.0 mA			0.4	V
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 3.0 mA			0.4	V
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 2.0 mA			0.4	V
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 1.0 mA			0.4	V


(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.








Parameter	Symbol	Conditions		speed main) ode	LS (low-speed main) mode		LV (low-voltage main) mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLr clock frequency	fscL	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$		1000 Note 1		400 Note 1		400 Note 1	kHz	
		$\label{eq:loss} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 3 k\Omega \end{array}$		400 Note 1		400 Note 1		400 Note 1	kHz	
		$\begin{array}{l} 1.8 \text{ V} \leq EV_{\text{DD0}} < 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega \end{array}$		300 Note 1		300 Note 1		300 Note 1	kHz	
			$\label{eq:bound} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$		250 Note 1		250 Note 1		250 Note 1	kHz
		$\label{eq:bound} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$		-		250 Note 1		250 Note 1	kHz	
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	475		1150		1150		ns	
		$\begin{array}{l} 1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}, \\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega \end{array}$	1150		1150		1150		ns	
		$\label{eq:bound} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$	1550		1550		1550		ns	
		$\label{eq:bound} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$	1850		1850		1850		ns	
		$\label{eq:bound} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$	—		1850		1850		ns	
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	475		1150		1150		ns	
		$\begin{array}{l} 1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}, \\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega \end{array}$	1150		1150		1150		ns	
		$\label{eq:loss} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_{\mbox{b}} \mbox{=} 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} \mbox{=} 5 \mbox{ k}\Omega \end{array}$	1550		1550		1550		ns	
		$\label{eq:bound} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$	1850		1850		1850		ns	
		$\label{eq:linear} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$	_		1850		1850		ns	

(5) During communication at same potential (simplified I²C mode)


(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Parameter	Symbol	Conditions		-speed main) node	LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
SCLr clock frequency	fsc∟	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
				400 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		400 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:VD} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{array}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	t∟ow		475		1550		1550		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	475		1550		1550		ns
			1150		1550		1550		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1150		1550		1550		ns
		$ \begin{split} & 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V \; \mbox{Note 2}, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split} $	1550		1550		1550		ns
Hold time when SCLr = "H"	tнıgн	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	245		610		610		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	200		610		610		ns
			675		610		610		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	600		610		610		ns
		$\label{eq:VD0} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note} \ 2, \\ C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{array}$	610		610		610		ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified l²C mode) (TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)



(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AVREFP} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AVREFP}, \text{Reference voltage (-)} = \text{AVREFM} = 0 \text{ V})$

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$		1.2	±5.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$ Note 5		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target ANI pin: ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution $EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
			$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$ Note 5			±0.60	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±3.5	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±6.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±2.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V~Note~5$			±2.5	LSB
Analog input voltage	Vain	ANI16 to ANI20		0		AVREFP and EVDD0	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When $EVDD0 \le AVREFP \le VDD$, the MAX. values are as follows.

 Overall error:
 Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

 Integral linearity error/ Differential linearity error:
 Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

 Note 4.
 When AVREFP < EVDD0 ≤ VDD, the MAX. values are as follows.</td>

 Overall error:
 Add ±4.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.20%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

Note 5. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).



(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$		1.2	±7.0	LSB
			1.6 V \leq VDD \leq 5.5 V Note 3		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.125		39	μs
		Target pin: ANI0 to ANI14, ANI16 to ANI20	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	μs
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
			$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	57		95	μs
		10-bit resolution	$3.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.375		39	μs
		Target pin: internal reference voltage, and temperature sensor output voltage	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.5625		39	μs
		(HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V~\text{Note}~3$			±0.85	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			1.6 V \leq VDD \leq 5.5 V Note 3			±0.85	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			±4.0	LSB
			$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ Note 3			±6.5	LSB
Differential linearity error	DLE	10-bit resolution	$1.8~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$			±2.0	LSB
Note 1			$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ Note 3			±2.5	LSB
Analog input voltage	VAIN	ANI0 to ANI14		0		Vdd	V
		ANI16 to ANI20				EV _{DD0}	V
		Internal reference voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)			V _{BGR} Note 4		
		Temperature sensor output voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)			VTMPS25 Note 4		

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).

Note 4. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



Operation of products rated "G: Industrial applications (TA = -40 to + $105^{\circ}C$)" at ambient operating temperatures above $85^{\circ}C$ differs from that of products rated "A: Consumer applications" and "D: Industrial applications" in the ways listed below.

Parameter	A: Consumer applications, D: Industrial applications	G: Industrial applications			
Operating ambient temperature	TA = -40 to +85°C	TA = -40 to +105°C			
Operating mode	HS (high-speed main) mode:	HS (high-speed main) mode only:			
Operating voltage range	2.7 V \leq VDD \leq 5.5 V@1 MHz to 32 MHz	2.7 V \leq VDD \leq 5.5 V@1 MHz to 32 MHz			
	2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz	2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz			
	LS (low-speed main) mode:				
	1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz				
	LV (low-voltage main) mode:				
	1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz				
High-speed on-chip oscillator	$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$:	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$:			
clock accuracy	±1.0% @ TA = -20 to +85°C	±2.0% @ TA = +85 to +105°C			
	±1.5% @ TA = -40 to -20°C	±1.0% @ TA = -20 to +85°C			
	$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$:	±1.5% @ TA = -40 to -20°C			
	±5.0% @ TA = -20 to +85°C				
	±5.5% @ TA = -40 to -20°C				
Serial array unit	UART	UART			
	CSI: fcLk/2 (16 Mbps supported), fcLk/4	CSI: fclk/4			
	Simplified I ² C communication	Simplified I ² C communication			
IICA	Standard mode	Standard mode			
	Fast mode	Fast mode			
	Fast mode plus				
Voltage detector	• Rising: 1.67 V to 4.06 V (14 stages)	• Rising: 2.61 V to 4.06 V (8 stages)			
	• Falling: 1.63 V to 3.98 V (14 stages)	Falling: 2.55 V to 3.98 V (8 stages)			

Remark The electrical characteristics of products rated "G: Industrial applications (TA = -40 to + 105°C)" at ambient operating temperatures above 85°C differ from those of products rated "A: Consumer applications" and "D: Industrial applications". For details, refer to **3.1** to **3.10**.



Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	VIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0.8 EVDD0		EVDD0	V
	VIH2 P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	2.2		EVDD0	V	
		P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	2.0		EVDD0	V
			TTL input buffer 2.4 V ≤ EV _{DD0} < 3.3 V	1.5		EVDD0	V
	VIH3	P20 to P27, P150 to P156		0.7 Vdd		Vdd	V
	VIH4	P60 to P63		0.7 EVDD0		6.0	V
	VIH5	P121 to P124, P137, EXCLK, EXCLKS, RESET		0.8 Vdd		Vdd	V
Input voltage, low	VIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		0.2 EVDD0	V
	VIL2	P30, P43, P44, P50, P53 to P55, P80, P81, P142, P143	TTL input buffer $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20 to P27, P150 to P156		0		0.3 Vdd	V
	VIL4	P60 to P63		0		0.3 EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EXCLKS, RESET		0		0.2 VDD	V

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(3/5)

The maximum value of VIH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.


Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins. Remark

Caution



Minimum Instruction Execution Time during Main System Clock Operation


TCY vs VDD (HS (high-speed main) mode)




Supply voltage VDD [V]




AC Timing Test Points




External System Clock Timing



TI/TO Timing








(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)				(2/2)		
Parameter	Symbol	Conditions		HS (high-speed	Unit	
				MIN.	MAX.	
SSI00 setup time	tssik	DAPmn = 0	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	240		ns
			$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	400		ns
		DAPmn = 1	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	1/fмск + 240		ns
			$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	1/fмск + 400		ns
SSI00 hold time	tĸssi	DAPmn = 0	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	1/fмск + 240		ns
			$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	1/fмск + 400		ns
		DAPmn = 1	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	240		ns
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	400		ns

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

CSI mode connection diagram (during communication at same potential)




CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))


SCK00	SCK
SI00 RL78 microcontroller	SO User's device
SO00	SI
<u>SSI00</u>	SSO


Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
 Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution Target pin: ANI0 to ANI14, ANI16 to ANI20	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
		10-bit resolution Target pin: internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
			$2.4~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$2.4~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$			±0.60	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$2.4~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$			±4.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$			±2.0	LSB
Analog input voltage	Vain	ANI0 to ANI14		0		Vdd	V
		ANI16 to ANI20		0		EV _{DD0}	V
		Internal reference voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)		V _{BGR} Note 3			V
		Temperature sensor output voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)		Vı	VTMPS25 Note 3		

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

