

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	28
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-WFQFN Exposed Pad
Supplier Device Package	40-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104eaana-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.2 32-pin products

• 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)




Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 $\mu\text{F}).$

- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).
- Remark 3. It is recommended to connect an exposed die pad to Vss.




1.5.6 48-pin products



Note Mounted on the 96 KB or more code flash memory products.



1.5.7 52-pin products



Note Mounted on the 96 KB or more code flash memory products.



Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xD (x = A to C, E to G, J, L): Start address FE900H
	R5F104xE (x = A to C, E to G, J, L): Start address FE900H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

	(PIORU, I) are set to				(1/2			
		44-pin	48-pin	52-pin	64-pin			
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = F to H, J)	(x = F to H, J)	(x = F to H, J)	(x = F to H, J)			
Code flash me	emory (KB)	96 to 256	96 to 256	96 to 256	96 to 256			
Data flash me	emory (KB)	8	8	8	8			
RAM (KB)		12 to 24 Note	12 to 24 Note	12 to 24 Note	12 to 24 Note			
Address space	e	1 MB						
Main system clock	High-speed system clock	X1 (crystal/ceramic) os HS (high-speed main) HS (high-speed main) LS (low-speed main) n LV (low-voltage main)	mode: 1 to 20 MHz (V mode: 1 to 16 MHz (V node: 1 to 8 MHz (V	/DD = 2.4 to 5.5 V), DD = 1.8 to 5.5 V),	CLK)			
	High-speed on-chip oscillator clock (fiH)	HS (high-speed main) HS (high-speed main) LS (low-speed main) n LV (low-voltage main)	mode: 1 to 16 MHz (V node: 1 to 8 MHz (VD	DD = 2.4 to 5.5 V), D = 1.8 to 5.5 V),				
Subsystem clo	ock	XT1 (crystal) oscillation	n, external subsystem o	clock input (EXCLKS) 32	2.768 kHz			
Low-speed on	n-chip oscillator clock	15 kHz (TYP.): VDD = 1	.6 to 5.5 V					
General-purpo	ose register	8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks)						
Minimum instr	ruction execution time	0.03125 μs (High-spee	d on-chip oscillator clo	ck: fiн = 32 MHz operat	ion)			
		0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation)						
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)						
Instruction set	ı	Multiplication and Act	/logical operation (8/16 < 8 bits, 16 bits × 16 bits cumulation (16 bits × 16	s), Division (16 bits ÷ 16				
I/O port	Total	40	44	48	58			
	CMOS I/O	31	34	38	48			
	CMOS input	5	5	5	5			
	CMOS output	—	1	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4	4	4			
Timer	16-bit timer	8 channels (TAU: 4 channels, Time	er RJ: 1 channel, Timer	r RD: 2 channels, Timer	RG: 1 channel)			
	Watchdog timer	1 channel						
	Real-time clock (RTC)	1 channel						
		1 channel						
	12-bit interval timer	Timer outputs: 14 channels						
	12-bit interval timer Timer output							

(Note is listed on the next page.)

RENESAS

[48-pin, 64-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

			(1/2				
		48-pin	64-pin				
I	tem	R5F104Gx	R5F104Lx				
		(x = K, L)	(x = K, L)				
Code flash memory	Item 48-pin 64-pin RSF104Gx RSF104Lx (x = K, L) (x = K						
Data flash memory (KB)	8	8				
RAM (KB)		32 to 48 Note 32 to 48 Note					
Address space		1 MB					
Main system clock	clock	HS (high-speed main) mode: 1 to 20 MHz HS (high-speed main) mode: 1 to 16 MHz LS (low-speed main) mode: 1 to 8 MHz (LV (low-voltage main) mode: 1 to 4 MHz (z (VDD = 2.7 to 5.5 V), z (VDD = 2.4 to 5.5 V), (VDD = 1.8 to 5.5 V), (VDD = 1.6 to 5.5 V)				
	• · ·	HS (high-speed main) mode: 1 to 16 MHz LS (low-speed main) mode: 1 to 8 MHz	z (VDD = 2.4 to 5.5 V), (VDD = 1.8 to 5.5 V),				
Subsystem clock		XT1 (crystal) oscillation, external subsystem	m clock input (EXCLKS) 32.768 kHz				
Low-speed on-chip of	oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V					
General-purpose reg	jister	8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks)					
Minimum instruction	execution time	$0.03125\ \mu\text{s}$ (High-speed on-chip oscillator	clock: fiн = 32 MHz operation)				
		0.05 μ s (High-speed system clock: fMx = 2	0 MHz operation)				
		30.5 µs (Subsystem clock: fsuB = 32.768 kHz operation)					
Instruction set		 Adder and subtractor/logical operation (8 Multiplication (8 bits × 8 bits, 16 bits × 16 bits) Multiplication and Accumulation (16 bits × Rotate, barrel shift, and bit manipulation (16 bits × 	oits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 × 16 bits + 32 bits)				
I/O port	Total	44	58				
	CMOS I/O	34	48				
	CMOS input	5	5				
	CMOS output	1	1				
	N-ch open-drain I/O (6 V tolerance)	4	4				
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Tir	ner RD: 2 channels, Timer RG: 1 channel)				
	Watchdog timer	1 channel					
	Real-time clock (RTC)	1 channel					
	12-bit interval timer	1 channel					
	Timer output	Timer outputs: 14 channels PWM outputs: 9 channels					
	RTC output	1 • 1 Hz (subsystem clock: fsub = 32.768 kH	z)				

(Note is listed on the next page.)



(R20UT2944).

 Note
 The flash library uses RAM in self-programming and rewriting of the data flash memory.

 The target products and start address of the RAM areas used by the flash library are shown below.

 R5F104xL (x = G, L, M, P): Start address F3F00H

 For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family



2.2 Oscillator Characteristics

2.2.1 X1, XT1 characteristics

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V \text{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	1.0		16.0	
		$1.8~\text{V} \leq \text{V}\text{DD} < 2.4~\text{V}$	1.0		8.0	
		$1.6~V \leq V_{DD} < 1.8~V$	1.0		4.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

2.2.2 On-chip oscillator characteristics

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 5.5 V, Vss = 0 V)

Oscillators	Parameters	C	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін		1		32	MHz	
High-speed on-chip oscillator clock frequency		-20 to +85°C	$1.8~V \leq V\text{DD} \leq 5.5~V$	-1.0		+1.0	%
accuracy			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$	-5.0		+5.0	%
		-40 to -20°C	$1.8 \text{ V} \le \text{V}_{\text{DD}} < 5.5 \text{ V}$	-1.5		+1.5	%
			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	IOL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147				20.0 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			70.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			15.0	mA
		(When duty \leq 70% ^{Note 3})	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			9.0	mA
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			4.5	mA
		Total of P05, P06, P10 to P17,	$4.0~\text{V} \leq EV_{\text{DD0}} \leq 5.5~\text{V}$			80.0	mA
		P30, P31, P50 to P57,	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			35.0	mA
		P60 to P67, P70 to P77, P80 to P87, P100, P101, P110,	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 2.7 \text{ V}$			20.0	mA
		P111, P146, P147 (When duty \leq 70% ^{Note 3})	1.6 V ≤ EVDD0 < 1.8 V			10.0	mA
		Total of all pins (When duty \leq 70% ^{Note 3})				150.0	mA
	IOL2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			5.0	mA

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoL × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IoL = 10.0 mA
 - Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Un
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.9		mA
urrent		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.9		
lote 1				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.5		1
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.5		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		6.0	11.2	m/
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		6.0	11.2	
				fносо = 32 MHz,	Normal	VDD = 5.0 V		5.5	10.6	
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.5	10.6	
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.7	8.6	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.7	8.6	
				fносо = 24 MHz,	Normal	VDD = 5.0 V		4.4	8.2	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.4	8.2	
				fносо = 16 MHz,	Normal	VDD = 5.0 V		3.3	5.9	
				fiн = 16 MHz Note 3	operation	VDD = 3.0 V		3.3	5.9	
			LS (low-speed main)	fносо = 8 MHz,	Normal	VDD = 3.0 V		1.5	2.5	m
			mode Note 5	fiH = 8 MHz Note 3	operation	VDD = 2.0 V		1.5	2.5	
	mode Note 5	LV (low-voltage main)	fносо = 4 MHz,	Normal	VDD = 3.0 V		1.5	2.1	m	
		mode Note 5	fiH = 4 MHz Note 3	operation	VDD = 2.0 V		1.5	2.1		
		HS (high-speed main)	f _{MX} = 20 MHz ^{Note 2} , Nor	Normal	Square wave input		3.7	6.8	m	
		V _{DD} = 5.0 V	operation	Resonator connection		3.9	7.0			
				,	Normal	Square wave input		3.7	6.8	
					operation	Resonator connection		3.9	7.0	
				fmx = 10 MHz Note 2,	Normal	Square wave input		2.3	4.1	
				VDD = 5.0 V	operation	Resonator connection		2.3	4.2	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.3	4.1	
				VDD = 3.0 V	operation	Resonator connection		2.3	4.2	1
			LS (low-speed main)	f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.4	2.4	m
			mode Note 5	VDD = 3.0 V	operation	Resonator connection		1.4	2.5	
				f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.4	2.4	
				VDD = 2.0 V	operation	Resonator connection		1.4	2.5	
			Subsystem clock	fsub = 32.768 kHz Note 4	Normal	Square wave input		5.2		μ
			operation	$T_A = -40^{\circ}C$	operation	Resonator connection		5.2		1
				fsuв = 32.768 kHz ^{Note 4}	Normal	Square wave input		5.3	7.7	
				$T_A = +25^{\circ}C$	operation	Resonator connection		5.3	7.7	
		fsuв = 32.768 kHz ^{Note 4}	Normal	Square wave input		5.5	10.6			
				$T_A = +50^{\circ}C$	operation	Resonator connection		5.5	10.6	
				fsub = 32.768 kHz Note 4	Normal	Square wave input		5.9	13.2	
				$T_A = +70^{\circ}C$	operation	Resonator connection	<u> </u>	6.0	13.2	1
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		6.8	17.5	
				$T_A = +85^{\circ}C$	operation	Resonator connection		6.9	17.5	1

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\text{@1}} \text{ MHz to } 32 \text{ MHz}$

2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz

LS (low-speed main) mode: $$1.8~V \le V \mbox{DD} \le 5.5~V \ensuremath{\textcircled{@}1}$ MHz to 8 MHz

LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 4 MHz


- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C




- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 32 MHz
 - 2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @1 MHz to 8 MHz
 - LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsuB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C




AC Timing Test Points




External System Clock Timing



TI/TO Timing







TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB



Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Remark 1. Rb[Ω]: Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance

- **Remark 2.** r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 3 to 5, 14),
 - h: POM number (h = 0, 1, 3 to 5, 7, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)



3.2 Oscillator Characteristics

3.2.1 X1, XT1 characteristics

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V \text{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	1.0		16.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

3.2.2 On-chip oscillator characteristics

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator clock frequency		-20 to +85°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-1.0		+1.0	%
accuracy		-40 to -20°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-1.5		+1.5	%
		+85 to +105°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol		Conditions	HS (high-spe	ed main) mode	Unit
				MIN.	MAX.	
Transfer rate		transmission	$\begin{array}{l} 4.0 \; V \leq E V_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		Note 1	bps
	Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 1.4 k Ω , V_b = 2.7 V		2.6 Note 2	Mbps		
		$2.7 V \le EV_{DD0} < 4.0 V,$ $2.3 V \le V_b \le 2.7 V$		Note 3	bps	
		Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 k Ω , V_b = 2.3 V		1.2 Note 4	Mbps	
		$2.4 V \le EV_{DD0} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V$		Note 5	bps	
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V		0.43 Note 6	Mbps

Note 1. The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EVDD0 \leq 5.5 V and 2.7 V \leq Vb \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
Baud rate error (theoretical value) =
$$\frac{\frac{1}{Transfer rate \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{Transfer rate}) \times Number of transferred bits}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides

- Note 2.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **Note 3.** The smaller maximum transfer rate derived by using fMck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EVDD0 < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate = -

$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$

1

al value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times 100 [\%]}$$

Baud rate error (theoretical value) =

* This value is the theoretical value of the relative difference between the transmission and reception sides

Note 4.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

RENESAS

(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

Parameter	Symbol	Cond	Conditions		TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4~V \leq AV_{REFP} \leq 5.5~V$		1.2	±5.0	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μs
		Target ANI pin: ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±0.35	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±0.35	%FSR
Integral linearity error Note 1	ILE	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±3.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±2.0	LSB
Analog input voltage	VAIN	ANI16 to ANI20	•	0		AVREFP and EVDD0	V

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, 2.4 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = EVsso = EVss1 = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When $EVDD0 \le AVREFP \le VDD$, the MAX. values are as follows.

	Overall error:	Add ± 1.0 LSB to the MAX. value when AVREFP = VDD.
	Zero-scale error/Full-scale error:	Add $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD.
	Integral linearity error/ Differential linearity error:	Add ±0.5 LSB to the MAX. value when AVREFP = VDD.
Note 4.	When AVREFP < EVDD0 \leq VDD, the MAX. values a	ire as follows.
	Overall error:	Add ±4.0 LSB to the MAX. value when AVREFP = VDD.

Zero-scale error/Full-scale error:

Add ±0.20%FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, 1.6 V \leq EVDD = EVDD1 \leq VDD, Vss = EVss0 = EVss1 = 0 V,

Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8			bit
Conversion time	tCONV	8-bit resolution	$2.4~\text{V} \leq \text{V}\text{DD} \leq 5.5~\text{V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error:Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.Integral linearity error:Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.Differential linearity error:Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.



R5F104GAANA, R5F104GCANA, R5F104GDANA, R5F104GEANA, R5F104GFANA, R5F104GGANA, R5F104GHANA, R5F104GJANA


R5F104GADNA, R5F104GCDNA, R5F104GDDNA, R5F104GEDNA, R5F104GFDNA, R5F104GGDNA, R5F104GJDNA, R5F104GJDNA

R5F104GAGNA, R5F104GCGNA, R5F104GDGNA, R5F104GEGNA, R5F104GFGNA, R5F104GGGNA,

R5F104GHGNA, R5F104GJGNA

R5F104GKANA, R5F104GLANA

R5F104GKGNA, R5F104GLGNA




©2012 Renesas Electronics Corporation. All rights reserved.



R5F104PFAFA, R5F104PGAFA, R5F104PHAFA, R5F104PJAFA R5F104PFDFA, R5F104PGDFA, R5F104PHDFA, R5F104PJDFA R5F104PFGFA, R5F104PGGFA, R5F104PHGFA, R5F104PJGFA R5F104PKAFA, R5F104PLAFA R5F104PKGFA, R5F104PLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP100-14x20-0.65	PLQP0100JC-A	P100GF-65-GBN-1	0.92



O 2012 Renesas Electronics Corporation. All rights reserved.

ZD

ZE

0.575

0.825

