



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	28
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	40-WFQFN Exposed Pad
Supplier Device Package	40-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104edgna-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.10 100-pin products


• 100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)



Note Mounted on the 384 KB or more code flash memory products.

- Caution 1. Make EVsso, EVss1 pins the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 $\mu\text{F}).$
- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the Vss, EVss0 and EVss1 pins to separate ground lines.
- **Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.5.4 40-pin products



Note Mounted on the 96 KB or more code flash memory products.

(2/2)

		30-pin	32-pin	36-pin	40-pin				
l ¹	tem	R5F104Ax	R5F104Bx	R5F104Cx	R5F104Ex				
		(x = A, C to E)	(x = A, C to E)	(x = A, C to E)	(x = A, C to E)				
Clock output/buzzer	output	2	2	2	2				
		 [30-pin, 32-pin, 36-pin products] 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) [40-pin products] 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation) 							
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels				
Serial interface		CSI: 1 channel/UART: 1 CSI: 1 channel/UART: 1 [36-pin, 40-pin products] CSI: 1 channel/UART (I	 CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel [36-pin, 40-pin products] CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel 						
	I ² C bus	1 channel	1 channel	1 channel	1 channel				
Data transfer contro	ller (DTC)	28 sources			29 sources				
Event link controller	(ELC)	Event input: 19 Event input: 20 Event trigger output: 7 Event trigger output: 7							
Vectored interrupt	Internal	24	24	24	24				
sources	External	6	6	6	7				
Key interrupt	1	_	_	_	4				
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access							
Power-on-reset circu	uit	 Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C) 1.51 ±0.06 V (TA = -40 to +105°C) Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 1.50 ±0.06 V (TA = -40 to +105°C) 							
Voltage detector		1.63 V to 4.06 V (14 stages)							
On-chip debug funct	ion	Provided			-				
Power supply voltag	e	V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)							
Operating ambient to	emperature	$T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ (A: Co}$ $T_A = -40 \text{ to } +105^{\circ}\text{C} \text{ (G: In}$	nsumer applications, D: Industrial applications)	dustrial applications),					

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

					(1/2			
		44-pin	48-pin	52-pin	64-pin			
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = A, C to E)	(x = A, C to E)	(x = C to E)	(x = C to E)			
Code flash me	mory (KB)	16 to 64	16 to 64	32 to 64	32 to 64			
Data flash men	nory (KB)	4	4	4	4			
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	4 to 5.5 Note	4 to 5.5 Note			
Address space		1 MB						
Main system clock	High-speed system clock	HS (high-speed main) HS (high-speed main) LS (low-speed main) n	scillation, external main mode: 1 to 20 MHz (V mode: 1 to 16 MHz (V node: 1 to 8 MHz (VD mode: 1 to 4 MHz (VD	DD = 2.7 to 5.5 V), DD = 2.4 to 5.5 V), D = 1.8 to 5.5 V),	(CLK)			
High-speed on-chip oscillator clock (fiн) HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)								
Subsystem clo	ck	XT1 (crystal) oscillation	n, external subsystem o	lock input (EXCLKS) 3	2.768 kHz			
Low-speed on-	chip oscillator clock	15 kHz (TYP.): VDD = 1	I.6 to 5.5 V					
General-purpos	se register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)						
Minimum instru	uction execution time	0.03125 μs (High-spee	ed on-chip oscillator clo	ck: fін = 32 MHz operat	ion)			
		0.05 μs (High-speed s	ystem clock: fmx = 20 M	IHz operation)				
		30.5 μs (Subsystem cl	ock: fsuв = 32.768 kHz	operation)				
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 						
I/O port	Total	40	44	48	58			
	CMOS I/O	31	34	38	48			
	CMOS input	5	5	5	5			
	CMOS output	_	1	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4	4	4			
Timer	16-bit timer	8 channels (TAU: 4 channels, Tim	er RJ: 1 channel, Timer	RD: 2 channels, Timer	RG: 1 channel)			
	Watchdog timer	1 channel						
	Real-time clock (RTC)	1 channel						
	12-bit interval timer	1 channel						
	Timer output	Timer outputs: 13 char PWM outputs: 9 chann						
	RTC output	1 • 1 Hz (subsystem clock: fsuв = 32.768 kHz)						

(Note is listed on the next page.)

[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

					(1/2)				
		44-pin	48-pin	52-pin	64-pin				
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx				
		(x = F to H, J)	(x = F to H, J)	(x = F to H, J)	(x = F to H, J)				
Code flash me	mory (KB)	96 to 256	96 to 256	96 to 256	96 to 256				
Data flash mer	mory (KB)	8	8	8	8				
RAM (KB)		12 to 24 Note	12 to 24 Note	12 to 24 Note	12 to 24 Note				
Address space	;	1 MB							
Main system clock	High-speed system clock	HS (high-speed main) HS (high-speed main) LS (low-speed main) n	scillation, external main mode: 1 to 20 MHz (V mode: 1 to 16 MHz (V node: 1 to 8 MHz (VD mode: 1 to 4 MHz (VD	DD = 2.7 to 5.5 V), DD = 2.4 to 5.5 V), DD = 1.8 to 5.5 V),	CCLK)				
	High-speed on-chip oscillator clock (fін)	HS (high-speed main)	mode: 1 to 32 MHz (V mode: 1 to 16 MHz (V node: 1 to 8 MHz (VD mode: 1 to 4 MHz (VD	DD = 2.4 to 5.5 V), D = 1.8 to 5.5 V),					
Subsystem clo	ck	XT1 (crystal) oscillatio	n, external subsystem o	clock input (EXCLKS) 3	2.768 kHz				
Low-speed on-	-chip oscillator clock	15 kHz (TYP.): V _{DD} = 1	1.6 to 5.5 V						
General-purpo	se register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)							
Minimum instru	uction execution time	0.03125 μs (High-spee	ed on-chip oscillator clo	ck: fін = 32 MHz operat	ion)				
		0.05 μs (High-speed s	ystem clock: fmx = 20 M	1Hz operation)					
		30.5 μs (Subsystem cl	ock: fsuв = 32.768 kHz	operation)					
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 							
I/O port	Total	40	44	48	58				
	CMOS I/O	31	34	38	48				
	CMOS input	5	5	5	5				
	CMOS output	_	1	1	1				
	N-ch open-drain I/O (6 V tolerance)	4	4	4	4				
Timer	16-bit timer	8 channels (TAU: 4 channels, Tim	er RJ: 1 channel, Timer	RD: 2 channels, Timer	RG: 1 channel)				
	Watchdog timer	1 channel							
	Real-time clock (RTC)	1 channel							
	12-bit interval timer	1 channel							
	Timer output	Timer outputs: 14 channels PWM outputs: 9 channels							
		1 • 1 Hz (subsystem clock: fsuв = 32.768 kHz)							

(Note is listed on the next page.)

2.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.4		mA
current		ing mode	mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.4		
Note 1				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.1		
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.1		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		5.1	8.7	mA
			mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.1	8.7	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		4.8	8.1	
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		4.8	8.1	
				fHOCO = 48 MHz,	Normal	V _{DD} = 5.0 V		4.0	6.9	
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.0	6.9	
				fHOCO = 24 MHz,	Normal	V _{DD} = 5.0 V		3.8	6.3	
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		3.8	6.3	
				fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		2.8	4.6	
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		2.8	4.6	
			LS (low-speed main)	fносо = 8 MHz,	Normal	V _{DD} = 3.0 V		1.3	2.0	mA
			mode Note 5	f _{IH} = 8 MHz Note 3 operation	operation	V _{DD} = 2.0 V		1.3	2.0	
			LV (low-voltage main)	fносо = 4 MHz,	Normal	V _{DD} = 3.0 V		1.3	1.8	mA
			mode Note 5	fiH = 4 MHz Note 3	operation	V _{DD} = 2.0 V		1.3	1.8	
		HS (high-speed main)	, , ,	Normal	Square wave input		3.3	5.3	mA	
		mode Note 5		operation	Resonator connection		3.4	5.5]	
			f _{MX} = 20 MHz Note 2, Normal	Square wave input		3.3	5.3			
				V _{DD} = 3.0 V	operation	Resonator connection		3.4	5.5	- - -
				, , ,	Normal operation	Square wave input		2.0	3.1	
						Resonator connection		2.1	3.2	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.0	3.1	
				V _{DD} = 3.0 V	operation	Resonator connection		2.1	3.2	
			LS (low-speed main)	f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.2	1.9	mA
			mode Note 5	V _{DD} = 3.0 V	operation	Resonator connection		1.2	2.0	
				f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.2	1.9	
				V _{DD} = 2.0 V	operation	Resonator connection		1.2	2.0	
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	μА
			operation	TA = -40°C	operation	Resonator connection		4.7	6.1	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	
			T _A = +25°C	operation	Resonator connection		4.7	6.1	-	
			fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.8	6.7		
		T _A = +50°C	operation	Resonator connection		4.8	6.7			
	fsu	fsuB = 32.768 kHz Note 4 No	Normal	Square wave input		4.8	7.5			
			operation	Resonator connection		4.8	7.5			
			fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.4	8.9		
				T _A = +85°C	operation	Resonator connection		5.4	8.9	1

(Notes and Remarks are listed on the next page.)

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products $(TA = -40 \ to \ +85^{\circ}C, \ 1.6 \ V \le EVDD0 \le VDD \le 5.5 \ V, \ Vss = EVss0 = 0 \ V)(2/2)$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	I _{DD2}	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V _{DD} = 5.0 V		0.80	3.09	mA
Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.80	3.09	
				fHOCO = 32 MHz,	V _{DD} = 5.0 V		0.49	2.40	
				fih = 32 MHz Note 4	V _{DD} = 3.0 V		0.49	2.40	
				fHOCO = 48 MHz,	V _{DD} = 5.0 V		0.62	2.40	
				f _{IH} = 24 MHz Note 4	V _{DD} = 3.0 V		0.62	2.40	
				fHOCO = 24 MHz,	V _{DD} = 5.0 V		0.4	1.83	
				fih = 24 MHz Note 4	V _{DD} = 3.0 V		0.4	1.83	
				fHOCO = 16 MHz,	V _{DD} = 5.0 V		0.37	1.38	
				fih = 16 MHz Note 4	V _{DD} = 3.0 V		0.37	1.38	
			LS (low-speed main)	fHOCO = 8 MHz,	V _{DD} = 3.0 V		260	710	μΑ
			mode Note 7	fiH = 8 MHz Note 4	V _{DD} = 2.0 V		260	710	
			LV (low-voltage main)	fHOCO = 4 MHz,	V _{DD} = 3.0 V		420	700	μΑ
			mode Note 7	f _{IH} = 4 MHz Note 4	V _{DD} = 2.0 V		420	700	
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.28	1.55	mA
			mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.40	1.74	
				fmx = 20 MHz Note 3,	Square wave input		0.28	1.55	
				V _{DD} = 3.0 V	Resonator connection		0.40	1.74	
			f _{MX} = 10 MHz Note 3,	Square wave input		0.19	0.86		
				V _{DD} = 5.0 V	Resonator connection		0.25	0.93	
			f _{MX} = 10 MHz Note 3,	Square wave input		0.19	0.86		
				V _{DD} = 3.0 V	Resonator connection		0.25	0.93	
			LS (low-speed main) f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		95	550	μΑ	
			mode Note 7	V _{DD} = 3.0 V	Resonator connection		140	590	
				f _{MX} = 8 MHz Note 3,	Square wave input		95	550	
				V _{DD} = 2.0 V	Resonator connection		140	590	
			Subsystem clock	fsuB = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μА
			operation	TA = -40°C	Resonator connection		0.44	0.76	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.30	0.57	
				T _A = +25°C	Resonator connection		0.49	0.76	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.36	1.17	
				T _A = +50°C	Resonator connection		0.59	1.36	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				T _A = +70°C	Resonator connection		0.72	2.16	
			fsuB = 32.768 kHz Note 5,	Square wave input		0.97	3.37		
			T _A = +85°C	Resonator connection		1.16	3.56		
	IDD3	STOP mode	TA = -40°C				0.18	0.51	μΑ
	Note 6	Note 8	T _A = +25°C				0.24	0.51	
		T _A = +50°C				0.29	1.10		
		T _A = +70°C)°C			0.41	1.90		
			T _A = +85°C				0.90	3.30	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.


HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4~V \leq V_{DD} \leq 5.5~V \textcircled{@}1~MHz$ to 16 MHz


LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
 Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C


AC Timing Test Points




External System Clock Timing




TI/TO Timing







TRDIOCO, TRDIOC1, TRDIODO, TRDIOD1,

TRGIOA, TRGIOB







(5) During communication at same potential (simplified I²C mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage r mode	main)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD0} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1/fmcK + 85 Note 2		1/fmck + 145 Note 2		1/fmck + 145 Note 2		ns
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1/fmck + 145 Note 2		1/fmck + 145 Note 2		1/fmck + 145 Note 2		ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1/fmck + 230 Note 2		1/fmck + 230 Note 2		1/fmck + 230 Note 2		ns
		$1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1/fmck + 290 Note 2		1/fmck + 290 Note 2		1/fmck + 290 Note 2		ns
		$1.6 \ V \le EV_{DD0} < 1.8 \ V,$ $C_b = 100 \ pF, \ R_b = 5 \ k\Omega$	_		1/fmck + 290 Note 2		1/fmck + 290 Note 2		ns
Data hold time (transmission)	thd: dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	0	305	0	305	0	305	ns
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	0	355	0	355	0	355	ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	0	405	0	405	0	405	ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$	0	405	0	405	0	405	ns
		$1.6 \ V \leq EV_{DD0} < 1.8 \ V,$ $C_b = 100 \ pF, \ R_b = 5 \ k\Omega$	_		0	405	0	405	ns


Note 1. The value must also be equal to or less than fmck/4.

Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(2) I2C fast mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions		` `	h-speed mode	LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode:	2.7 V ≤ EVDD0 ≤ 5.5 V	0	400	0	400	0	400	kHz
		fc∟k ≥ 3.5 MHz	1.8 V ≤ EVDD0 ≤ 5.5 V	0	400	0	400	0	400	kHz
Setup time of restart condi-	tsu: sta	2.7 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
tion		1.8 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
Hold time Note 1	thd: STA	2.7 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
		1.8 V ≤ EVDD0 ≤ 5.5 V		0.6		0.6		0.6		μs
Hold time when SCLA0 = "L"	tLow	2.7 V ≤ EV _{DD0} ≤	5.5 V	1.3		1.3		1.3		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	1.3		1.3		1.3		μs
Hold time when SCLA0 = "H"	thigh	2.7 V ≤ EVDD0 ≤	5.5 V	0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
Data setup time (reception)	tsu: dat	2.7 V ≤ EVDD0 ≤	5.5 V	100		100		100		ns
		1.8 V ≤ EV _{DD0} ≤	5.5 V	100		100		100		ns
Data hold time (transmission)	thd: dat	2.7 V ≤ EV _{DD0} ≤	5.5 V	0	0.9	0	0.9	0	0.9	μs
Note 2		1.8 V ≤ EV _{DD0} ≤	5.5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	tsu: sto	2.7 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
Bus-free time	tbuf	2.7 V ≤ EV _{DD0} ≤	5.5 V	1.3		1.3		1.3		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: C_b = 320 pF, R_b = 1.1 k Ω

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Resolution	RES			8		10	bit	
Overall error Note 1	AINL	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V		1.2	±7.0	LSB	
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3		1.2	±10.5	LSB	
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	2.125		39	μs	
		Target pin: ANI0 to ANI14, ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs	
			$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	17		39	μs	
			$1.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	57		95	μs	
		10-bit resolution	$3.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	2.375		39	μs	
		Target pin: internal reference voltage, and temperature sensor output voltage	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	3.5625		39	μs	
		(HS (high-speed main) mode)	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	17		39	μs	
Zero-scale error Notes 1, 2	Ezs		$1.8 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			±0.60	%FSR	
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±0.85	%FSR	
Full-scale error Notes 1, 2	Ers	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR	
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±0.85	%FSR	
Integral linearity error Note 1	ILE	10-bit resolution	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$			±4.0	LSB	
			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±6.5	LSB	
Differential linearity error	DLE	10-bit resolution	$1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$			±2.0	LSB	
Note 1			1.6 V ≤ V _{DD} ≤ 5.5 V Note 3			±2.5	LSB	
Analog input voltage	Vain	ANI0 to ANI14		0		VDD	V	
		ANI16 to ANI20		0		EVDD0	V	
		Internal reference voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)			V _{BGR} Note 4			
		Temperature sensor output voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) n	· · · · · · · · · · · · · · · · · · ·			V _{TMPS25} Note 4		

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).

Note 4. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Remark 4. fsub:

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVsso. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.

Subsystem clock frequency (XT1 clock oscillation frequency)

Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V} \text{@}1 \text{ MHz}$ to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)

 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(4) Peripheral Functions (Common to all products)


(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	IFIL Note 1				0.20		μΑ
RTC operating current	I _{RTC} Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operat- ing current	IT Notes 1, 2, 4				0.02		μΑ
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	fi∟ = 15 kHz			0.22		μΑ
A/D converter operating current	I _{ADC} Notes 1, 6	When conversion at maximum speed	Normal mode, AVREFP = VDD = 5.0 V		1.3	1.7	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μΑ
Temperature sensor operating current	ITMPS Note 1				75.0		μΑ
D/A converter operating current	IDAC Notes 1, 11, 13	Per D/A converter channel				1.5	mA
Comparator operating cur-	ICMP Notes 1, 12, 13	V _{DD} = 5.0 V,	Window mode		12.5		μА
rent		Regulator output voltage = 2.1 V	Comparator high-speed mode		6.5		μΑ
			Comparator low-speed mode		1.7		μΑ
		V _{DD} = 5.0 V,	Window mode		8.0		μΑ
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μΑ
			Comparator low-speed mode		1.3		μΑ
LVD operating current	I _{LVD} Notes 1, 7				0.08		μΑ
Self-programming operating current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	I _{BGO} Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	I _{SNOZ} Note 1	ADC operation	The mode is performed Note 10		0.50	1.10	mA
			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	2.04	
		CSI/UART operation			0.70	1.54	
		DTC operation			3.10		

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	Conditions HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate Note 1		2.4 V ≤ EVDD0 ≤ 5.5 V		fMCK/12 Note 2	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		2.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \le \text{EV}_{DD0} < 2.7 \text{ V: MAX. } 1.3 \text{ Mbps}$


Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V)


16 MHz (2.4 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)


Remark 2. fmck: Serial array unit operation clock frequency


 $(Operation\ clock\ to\ be\ set\ by\ the\ CKSmn\ bit\ of\ serial\ mode\ register\ mn\ (SMRmn).\ m:\ Unit\ number,$


n: Channel number (mn = 00 to 03, 10 to 13))

R5F104BAAFP, R5F104BCAFP, R5F104BDAFP, R5F104BEAFP, R5F104BFAFP, R5F104BGAFP R5F104BADFP, R5F104BCDFP, R5F104BDDFP, R5F104BEDFP, R5F104BFDFP, R5F104BGDFP R5F104BAGFP, R5F104BCGFP, R5F104BDGFP, R5F104BEGFP, R5F104BFGFP, R5F104BGGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP32-7x7-0.80	PLQP0032GB-A	P32GA-80-GBT-1	0.2







(UNIT:mm)

	(-			
ITEM DIMENSION				
D	7.00±0.10			
Е	7.00±0.10			
HD	9.00±0.20			
HE	9.00±0.20			
Α	1.70 MAX.			
A1	0.10±0.10			
A2	1.40			
b	$0.37{\pm}0.05$			
С	0.145 ± 0.055			
L	0.50±0.20			
θ	0° to 8°			
е	0.80			
х	0.20			
v	0.10			

NOTE

- 1. Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

R5F104GAANA, R5F104GCANA, R5F104GDANA, R5F104GEANA, R5F104GFANA, R5F104GGANA,

R5F104GHANA, R5F104GJANA

R5F104GADNA, R5F104GCDNA, R5F104GDDNA, R5F104GEDNA, R5F104GFDNA, R5F104GGDNA,

R5F104GHDNA, R5F104GJDNA


R5F104GAGNA, R5F104GCGNA, R5F104GDGNA, R5F104GEGNA, R5F104GFGNA, R5F104GGGNA,


R5F104GHGNA, R5F104GJGNA


R5F104GKANA, R5F104GLANA


R5F104GKGNA, R5F104GLGNA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PJN-A P48K8-50-5B4-5	0.13









Referance_ Symbol	Dimension in Millimeters					
	Min	Nom	Max			
D	6.95 7.00		7.05			
E	6.95	7.00	7.05			
Α	0.70	0.75	0.80			
b	0.18	0.25	0.30			
е		0.50	_			
Lp	0.30	0.40	0.50			
х			0.05			
у			0.05			

ITEM		D2		E2			
		MIN	NOM	MAX	MIN	NOM	MAX
EXPOSED DIE PAD VARIATIONS	Α	5.45	5.50	5.55	5.45	5.50	5.55

©2012 Renesas Electronics Corporation. All rights reserved.

R5F104MKAFB, R5F104MLAFB R5F104MKGFB, R5F104MLGFB

