

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	28
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	40-WFQFN Exposed Pad
Supplier Device Package	40-HWQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104edgna-w0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 1.3.7 52-pin products

• 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)




Note 1. Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.5.6 **48-pin products**



**Note** Mounted on the 96 KB or more code flash memory products.

(2/2)

		30-pin	32-pin	36-pin	40-pin		
l <sup>1</sup>	tem	R5F104Ax	R5F104Bx	R5F104Cx	R5F104Ex		
		(x = A, C to E)	(x = A, C to E)	(x = A, C to E)	(x = A, C  to  E)		
Clock output/buzzer	output	2	2	2	2		
		[30-pin, 32-pin, 36-pin products]  • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) [40-pin products]  • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)  • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation)					
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels		
Serial interface		[30-pin, 32-pin products]  • CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel  • CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel  • CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel  [36-pin, 40-pin products]  • CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel  • CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channels					
	I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel		
Data transfer contro	ller (DTC)	28 sources			29 sources		
Event link controller	(ELC)	Event input: 19 Event input: 20 Event trigger output: 7 Event trigger output:					
Vectored interrupt	Internal	24	24	24	24		
sources	External	6	6	6	7		
Key interrupt	1	_	_	_	4		
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access					
Power-on-reset circu	uit	<ul> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)         1.51 ±0.06 V (TA = -40 to +105°C)</li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C)         1.50 ±0.06 V (TA = -40 to +105°C)</li> </ul>					
Voltage detector		1.63 V to 4.06 V (14 stage	es)				
On-chip debug funct	ion	Provided			-		
Power supply voltag	e	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C) V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)					
Operating ambient to	emperature	$T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ (A: Co}$ $T_A = -40 \text{ to } +105^{\circ}\text{C} \text{ (G: In }$	nsumer applications, D: Industrial applications)	dustrial applications),			

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

(2/2)

					(2/2)			
		44-pin	48-pin	52-pin	64-pin			
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = F  to  H, J)	(x = F  to  H, J)	(x = F  to  H, J)	(x = F  to  H, J)			
Clock output/buz	zer output	2	2	2	2			
		(Main system clock: • 256 Hz, 512 Hz, 1.02	fmain = 20 MHz operation	96 kHz, 8.192 kHz, 16.3				
8/10-bit resolutio	n A/D converter	10 channels	10 channels	12 channels	12 channels			
D/A converter		2 channels		ı	1			
Comparator		2 channels						
Serial interface	120 1	CSI: 1 channel/UAR CSI: 2 channels/UAF [48-pin, 52-pin product CSI: 2 channels/UAF CSI: 1 channel/UAR CSI: 2 channels/UAF	T: 1 channel/simplified I RT: 1 channel/simplified I ts] RT (UART supporting LI T: 1 channel/simplified I RT: 1 channel/simplified RT (UART supporting LI RT: 1 channel/simplified	I <sup>2</sup> C: 2 channels IN-bus): 1 channel/simp <sup>2</sup> C: 1 channel I <sup>2</sup> C: 2 channels IN-bus): 1 channel/simp I <sup>2</sup> C: 2 channels I <sup>2</sup> C: 2 channels	olified I <sup>2</sup> C: 2 channels olified I <sup>2</sup> C: 2 channels			
	I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel			
Data transfer cor	troller (DTC)	31 sources	32 sources		33 sources			
Event link contro	ller (ELC)	Event input: 22 Event trigger output: 9	Event input: 22 Event trigger output: 9					
Vectored inter-	Internal	24	24	24	24			
rupt sources	External	7	10	12	13			
Key interrupt	1	4	6	8	8			
Power-on-reset circuit		<ul> <li>Reset by RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution Note</li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)</li> <li>1.51 ±0.06 V (TA = -40 to +105°C)</li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C)</li> </ul>						
Voltage detector		1 63 V to 4 06 V (14 s	1.50 ±0.06 V (TA = -40 to +105°C)					
On-chip debug fu	ınction	Provided	1.63 V to 4.06 V (14 stages)					
Power supply vol		V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C) V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)						
Operating ambie	nt temperature		Consumer applications, : Industrial applications	, D: Industrial applicatio )	ns),			

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		80-pin	100-pin			
	Item	R5F104Mx	R5F104Px			
		(x = F to H, J)	(x = F  to  H, J)			
Code flash me	emory (KB)	96 to 256	96 to 256			
Data flash me	mory (KB)	8	8			
RAM (KB)		12 to 24 <sup>Note</sup>	12 to 24 Note			
Address space	e	1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)				
	High-speed on-chip oscillator clock (fін)	HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)				
Subsystem clo	ock	XT1 (crystal) oscillation, external subsystem of	lock input (EXCLKS) 32.768 kHz			
Low-speed on	n-chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V				
General-purpo	ose register	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)				
Minimum instr	ruction execution time	0.03125 μs (High-speed on-chip oscillator clo	ck: fiн = 32 MHz operation)			
		0.05 μs (High-speed system clock: fмx = 20 M	IHz operation)			
		30.5 μs (Subsystem clock: fsub = 32.768 kHz	operation)			
Instruction set	t	<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits)</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>				
I/O port	Total	74	92			
	CMOS I/O	64	82			
	CMOS input	5	5			
	CMOS output	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4			
Timer	16-bit timer	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer	RD: 2 channels, Timer RG: 1 channel)			
	Watchdog timer	1 channel				
	Real-time clock (RTC)	1 channel				
	12-bit interval timer	1 channel				
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels				
	RTC output	1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)				

Note

In the case of the 24 KB, this is about 23 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)

Items	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -10.0 mA	EVDD0 - 1.5			٧
		P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -3.0 mA	EVDD0 - 0.7			V
		P111, P120, P130, P140 to P147	1.8 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -1.5 mA	EVDD0 - 0.5			V
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V, IOH1 = -1.0 mA	EVDD0 - 0.5			٧
	VOH2	P20 to P27, P150 to P156	1.6 V ≤ VDD ≤ 5.5 V, IOH2 = -100 μA	VDD - 0.5			V
Output voltage, low	Vol1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 20.0 mA			1.3	٧
		P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110,	4.0 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 8.5 mA			0.7	٧
		P111, P120, P130, P140 to P147	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 3.0  mA			0.6	V
			2.7 V ≤ EVDD0 ≤ 5.5 V, loL1 = 1.5 mA			0.4	V
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $\text{IOL1} = 0.6 \text{ mA}$			0.4	٧
			1.6 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 0.3 mA			0.4	V
	VOL2	P20 to P27, P150 to P156	$1.6 \text{ V} \le \text{Vdd} \le 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu\text{A}$			0.4	٧
	Vol3	P60 to P63	4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 15.0 mA			2.0	V
			4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 5.0 mA			0.4	V
			2.7 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 3.0 mA			0.4	V
			1.8 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 2.0 mA			0.4	V
		1.6 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 1.0 mA			0.4	V	

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

# (1) Flash ROM: 16 to 64 KB of 30- to 64-pin products $(TA = -40 \ to \ +85^{\circ}C, \ 1.6 \ V \le EVDD0 \le VDD \le 5.5 \ V, \ Vss = EVss0 = 0 \ V)(2/2)$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	I <sub>DD2</sub>	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V <sub>DD</sub> = 5.0 V		0.80	3.09	mA
Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.80	3.09	
				fHOCO = 32 MHz,	V <sub>DD</sub> = 5.0 V		0.49	2.40	
				fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.49	2.40	
				fHOCO = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.62	2.40	
				f <sub>IH</sub> = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.62	2.40	
				fHOCO = 24 MHz,	V <sub>DD</sub> = 5.0 V		0.4	1.83	
				fih = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.4	1.83	
				fHOCO = 16 MHz,	V <sub>DD</sub> = 5.0 V		0.37	1.38	
				fih = 16 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.37	1.38	
			LS (low-speed main)	fHOCO = 8 MHz,	V <sub>DD</sub> = 3.0 V		260	710	μΑ
			mode Note 7	fiH = 8 MHz Note 4	V <sub>DD</sub> = 2.0 V		260	710	
			LV (low-voltage main)	fHOCO = 4 MHz,	V <sub>DD</sub> = 3.0 V		420	700	μΑ
			mode Note 7	f <sub>IH</sub> = 4 MHz Note 4	V <sub>DD</sub> = 2.0 V		420	700	
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.28	1.55	mA
			mode Note 7	V <sub>DD</sub> = 5.0 V	Resonator connection		0.40	1.74	
				f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.28	1.55	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.40	1.74	
			fmx = 10 MHz Note 3,	Square wave input		0.19	0.86		
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.25	0.93	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.19	0.86	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.25	0.93	
			LS (low-speed main) mode Note 7	.,	Square wave input		95	550	μΑ
					Resonator connection		140	590	
				f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		95	550	
				V <sub>DD</sub> = 2.0 V	Resonator connection		140	590	
			Subsystem clock	fsuB = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μА
			operation	TA = -40°C	Resonator connection		0.44	0.76	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.30	0.57	
				T <sub>A</sub> = +25°C	Resonator connection		0.49	0.76	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.36	1.17	
				T <sub>A</sub> = +50°C	Resonator connection		0.59	1.36	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				T <sub>A</sub> = +70°C	Resonator connection		0.72	2.16	1
				fsuB = 32.768 kHz Note 5,	Square wave input		0.97	3.37	
			T <sub>A</sub> = +85°C	Resonator connection		1.16	3.56		
	IDD3	STOP mode	TA = -40°C				0.18	0.51	μΑ
	Note 6	Note 8	T <sub>A</sub> = +25°C				0.24	0.51	
			T <sub>A</sub> = +50°C				0.29	1.10	
			T <sub>A</sub> = +70°C				0.41	1.90	
			T <sub>A</sub> = +85°C				0.90	3.30	


(Notes and Remarks are listed on the next page.)

### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


(2/2)

Items	Symbol	Condition	ons	MIN.	TYP.	MAX.	Unit
Timer RD input high-level width, low-level width	tтdiн, tтdil	TRDIOA0, TRDIOA1, TRDIOE TRDIOC0, TRDIOC1, TRDIO		3/fclk			ns
Timer RD forced cutoff signal	ttdsil	P130/INTP0	2MHz < fclk ≤ 32 MHz	1			μs
input low-level width			fclk ≤ 2 MHz	1/fclk + 1			
Timer RG input high-level	tтgін,	TRGIOA, TRGIOB		2.5/fclk			ns
width, low-level width	ttgil						
TO00 to TO03,	fто	HS (high-speed main) mode	$4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$			16	MHz
TO10 to TO13, TRJI00, TRJ00,			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
TRDIOA0, TRDIOA1,			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
TRDIOB0, TRDIOB1,			1.6 V ≤ EVDD0 < 1.8 V			2	MHz
TRDIOCO, TRDIOC1, TRDIODO, TRDIOD1,		LS (low-speed main) mode	1.8 V ≤ EVDD0 ≤ 5.5 V			4	MHz
			1.6 V ≤ EVDD0 < 1.8 V			2	MHz
TRGIOA, TRGIOB output frequency		LV (low-voltage main) mode	1.6 V ≤ EVDD0 ≤ 5.5 V			2	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	$4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$			16	MHz
frequency			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V			8	MHz
			1.8 V ≤ EVDD0 < 2.7 V			4	MHz
			1.6 V ≤ EVDD0 < 1.8 V			2	MHz
		LS (low-speed main) mode	1.8 V ≤ EVDD0 ≤ 5.5 V			4	MHz
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V			2	MHz
		LV (low-voltage main) mode	1.8 V ≤ EVDD0 ≤ 5.5 V			4	MHz
			1.6 V ≤ EV <sub>DD0</sub> < 1.8 V			2	MHz
Interrupt input high-level	tinth,	INTP0	$1.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	1			μs
width, low-level width	tintl	INTP1 to INTP11	1.6 V ≤ EVDD0 ≤ 5.5 V	1			μs
Key interrupt input low-level	tkr	KR0 to KR7	1.8 V ≤ EVDD0 ≤ 5.5 V	250			ns
width			1.6 V ≤ EVDD0 < 1.8 V	1			μs
RESET low-level width	trsl			10			μs


Tcy vs Vdd (LS (low-speed main) mode)




TCY vs VDD (LV (low-voltage main) mode)



# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

# 3.1 Absolute Maximum Ratings

#### **Absolute Maximum Ratings**

(1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to V <sub>DD</sub> +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P64 to P67,	and -0.3 to V <sub>DD</sub> +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P140 to P147		
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vıз	P20 to P27, P121 to P124, P137,	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
		P150 to P156, EXCLK, EXCLKS, RESET		
Output voltage	Vo1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P60 to P67,	and -0.3 to V <sub>DD</sub> +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P130, P140 to P147		
	Vo2	P20 to P27, P150 to P156	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3	.,
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI14	-0.3 to V <sub>DD</sub> +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V

- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- **Note 3.** Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage

#### 3.3 DC Characteristics

#### 3.3.1 Pin characteristics

 $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EVDD0 = EVDD1 \le VDD \le 5.5 \text{ V}, VSS = EVSS0 = EVSS1 = 0 \text{ V})$ 

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	2.4 V ≤ EVDD0 ≤ 5.5 V			-3.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	4.0 V ≤ EVDD0 ≤ 5.5 V			-30.0	mA
		P102, P120, P130, P140 to P145	2.7 V ≤ EVDD0 < 4.0 V			-10.0	mA
		(When duty ≤ 70% Note 3)	2.4 V ≤ EVDD0 < 2.7 V			-5.0	mA
		P30, P31, P50 to P57, P64 to P67, P70 to P77	4.0 V ≤ EVDD0 ≤ 5.5 V			-30.0	mA
			2.7 V ≤ EVDD0 < 4.0 V			-19.0	mA
			2.4 V ≤ EVDD0 < 2.7 V			-10.0	mA
		Total of all pins (When duty ≤ 70% Note 3)	2.4 V ≤ EVDD0 ≤ 5.5 V			-60.0	mA
	Іон2	Per pin for P20 to P27, P150 to P156	2.4 V ≤ VDD ≤ 5.5 V			-0.1 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	2.4 V ≤ VDD ≤ 5.5 V			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

**Note 3.** Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoH × 0.7)/(n × 0.01) <Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins = (-10.0 × 0.7)/(80 × 0.01) ≈ -8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Note 2. Do not exceed the total current value.

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low Note 1	loL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147				8.5 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	4.0 V ≤ EVDD0 ≤ 5.5 V			40.0	mA
		(When duty ≤ 70% Note 3) 2.4 V	2.7 V ≤ EV <sub>DD0</sub> < 4.0 V			15.0	mA
			2.4 V ≤ EVDD0 < 2.7 V			9.0	mA
	Total of P05, P	Total of P05, P06, P10 to P17,	4.0 V ≤ EVDD0 ≤ 5.5 V			40.0	mA
		P30, P31, P50 to P57, P60 to P67, P70 to P77,	2.7 V ≤ EV <sub>DD0</sub> < 4.0 V			35.0	mA
		P80 to P87, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147 (When duty ≤ 70% Note 3)	2.4 V ≤ EVDD0 < 2.7 V			20.0	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )				80.0	mA
	IOL2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	2.4 V ≤ VDD ≤ 5.5 V			5.0	mA

- Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.
- Note 2. Do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(IoL \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IoL = 10.0 mA Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

# 3.3.2 Supply current characteristics

### (1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit	
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.4		mA	
current		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.4			
Note 1				fHOCO = 32 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.1			
				fih = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.1			
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V <sub>DD</sub> = 5.0 V		5.1	9.3	mA	
			mode Note 5	fih = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		5.1	9.3		
				fHOCO = 32 MHz,	Normal	V <sub>DD</sub> = 5.0 V		4.8	8.7		
				fiH = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		4.8	8.7		
				fносо = 48 MHz,	Normal	V <sub>DD</sub> = 5.0 V		4.0	7.3		
				fiH = 24 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		4.0	7.3		
				fHOCO = 24 MHz,	Normal	V <sub>DD</sub> = 5.0 V		3.8	6.7		
				fiH = 24 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		3.8	6.7		
				fHOCO = 16 MHz,	Normal	V <sub>DD</sub> = 5.0 V		2.8	4.9		
				fih = 16 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.8	4.9		
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz Note 2,	Normal	Square wave input		3.3	5.7	mA	
		mode Note 5	V <sub>DD</sub> = 5.0 V	operation	Resonator connection		3.4	5.8			
				, , ,	Normal	Square wave input		3.3	5.7		
					operation	Resonator connection		3.4	5.8		
				f <sub>MX</sub> = 10 MHz Note 2, V <sub>DD</sub> = 5.0 V	Normal	Square wave input		2.0	3.4		
					operation	Resonator connection		2.1	3.5		
				fmx = 10 MHz Note 2,	Normal	Square wave input		2.0	3.4		
				V <sub>DD</sub> = 3.0 V	operation	Resonator connection		2.1	3.5		
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	μΑ	
			operation	TA = -40°C	operation	Resonator connection		4.7	6.1		
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1		
				T <sub>A</sub> = +25°C	operation	Resonator connection		4.7	6.1		
				fsuB = 32.768 kHz Note 4		Square wave input		4.8	6.7		
				T <sub>A</sub> = +50°C	operation	Resonator connection		4.8	6.7		
				fsuB = 32.768 kHz Note 4		Square wave input		4.8	7.5	]	
				T <sub>A</sub> = +70°C	operation	Resonator connection		4.8	7.5		
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.4	8.9		
		Т	T <sub>A</sub> = +85°C	operation	Resonator connection		5.4	8.9			
					fsuB = 32.768 kHz Note 4	Normal	Square wave input		7.2	21.0	
				T <sub>A</sub> = +105°C	operation	Resonator connection		7.3	21.1		

(Notes and Remarks are listed on the next page.)

<R>

### (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol		Conditions					MAX.	Unit
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V <sub>DD</sub> = 5.0 V		0.93	5.16	mA
rent Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.93	5.16	1
				fHOCO = 32 MHz,	V <sub>DD</sub> = 5.0 V		0.5	4.47	
				fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.5	4.47	
				fHOCO = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.72	4.08	1
				fih = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.72	4.08	1
				fHOCO = 24 MHz,	V <sub>DD</sub> = 5.0 V		0.42	3.51	
				fih = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.42	3.51	
				fHOCO = 16 MHz,	V <sub>DD</sub> = 5.0 V		0.39	2.38	
				fih = 16 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.39	2.38	
			HS (high-speed main)	V <sub>DD</sub> = 5.0 V	Square wave input		0.31	2.83	mA
			mode Note 7		Resonator connection		0.41	2.92	
				f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.31	2.83	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.41	2.92	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.21	1.46	
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.26	1.57	
			f <sub>M</sub> x = 10 MHz Note 3,	Square wave input		0.21	1.46		
			V <sub>DD</sub> = 3.0 V	Resonator connection		0.26	1.57		
			Subsystem clock oper-	fsuB = 32.768 kHz Note 5,	Square wave input		0.31	0.76	μΑ
			ation	TA = -40°C	Resonator connection		0.50	0.95	
				fsub = 32.768 kHz Note 5, TA = +25°C	Square wave input		0.38	0.76	
					Resonator connection		0.57	0.95	
				fsuB = 32.768 kHz Note 5, TA = +50°C	Square wave input		0.47	3.59	
					Resonator connection		0.70	3.78	
				fsub = 32.768 kHz Note 5,	Square wave input		0.80	6.20	
				T <sub>A</sub> = +70°C	Resonator connection		1.00	6.39	
				fsub = 32.768 kHz Note 5,	Square wave input		1.65	10.56	
				T <sub>A</sub> = +85°C	Resonator connection		1.84	10.75	
				fsub = 32.768 kHz Note 5,	Square wave input		8.00	65.7	
				T <sub>A</sub> = +105°C	Resonator connection		8.00	65.7	
	IDD3	STOP mode	T <sub>A</sub> = -40°C				0.19	0.63	μΑ
	Note 6	Note 8	T <sub>A</sub> = +25°C				0.30	0.63	
			T <sub>A</sub> = +50°C				0.41	3.47	
		TA	T <sub>A</sub> = +70°C				0.80	6.08	1
			T <sub>A</sub> = +85°C				1.53	10.44	
			T <sub>A</sub> = +105°C				6.50	67.14	

(Notes and Remarks are listed on the next page.)

# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		Unit
				MIN.	MAX.	
SCKp cycle time tkcY1	tkcY1	tkcy1 ≥ 4/fclk	$ \begin{aligned} 4.0 & \ V \leq EV_{DDO} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b & = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	600		ns
			$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega $	1000		ns
			$ 2.4 \ V \leq EV_{DDO} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega $	2300		ns
SCKp high-level width	<b>t</b> кн1	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 1.4 \text{ k}\Omega$		tксү1/2 - 150		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $\text{Cb} = 30 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega$		tксү1/2 - 340		ns
		$ 2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 5.5 \text{ k}\Omega $		tксү1/2 - 916		ns
SCKp low-level width tkl1		$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $\text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 1.4 \text{ k}Ω$		tkcy1/2 - 24		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V} \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ H}$	,	tkcy1/2 - 36		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}$ $1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ H}$	,	tксү1/2 - 100		ns

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/3)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
SIp setup time (to SCKp↑) Note	tsik1	$ 4.0 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 1.4 \text{ k}\Omega $	162		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	354		ns
		$2.4 \ V \le EV_{DDO} < 3.3 \ V,$ $1.6 \ V \le V_b \le 2.0 \ V,$ $C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega$	958		ns
SIp hold time (from SCKp↑) Note	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	38		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	38		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega$	38		ns
Delay time from SCKp↓ to SOp output Note	tkso1	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 1.4 \text{ k}\Omega$		200	ns
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} \leq 2.7 \ V, \\ C_{b} &= 30 \ pF, \ R_{b} = 2.7 \ k\Omega \end{split}$		390	ns
		$2.4 \text{ V} \le \text{EV}_{\text{DDO}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega$		966	ns

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

# 3.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thD	POR and LVD reset must end before the external reset ends.	1			ms




- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.


tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)

R5F104MFAFA, R5F104MGAFA, R5F104MHAFA, R5F104MJAFA R5F104MFDFA, R5F104MGDFA, R5F104MHDFA, R5F104MJDFA R5F104MFGFA, R5F104MGGFA, R5F104MHGFA, R5F104MJGFA R5F104MKAFA, R5F104MLAFA R5F104MKGFA, R5F104MLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69



y S



detail of lead end

Referance	Dimension in Millimeters				
Symbol	Min	Nom	Max		
D	13.80	14.00	14.20		
Е	13.80	14.00	14.20		
HD	17.00	17.20	17.40		
HE	17.00	17.20	17.40		
Α			1.70		
A1	0.05	0.125	0.20		
A2	1.35	1.40	1.45		
A3		0.25			
bp	0.26	0.32	0.38		
С	0.10	0.145	0.20		
L		0.80			
Lp	0.736	0.886	1.036		
L1	1.40	1.60	1.80		
θ	0°	3°	8°		
е		0.65			
х			0.13		
у			0.10		
ZD	_	0.825			
ZE		0.825			

© 2012 Renesas Electronics Corporation. All rights reserved.

АЗ

-Lp

(UNIT:mm)

20.00±0.20

14.00±0.20

22.00±0.20

16.00±0.20

1.60 MAX. 0.10±0.05

1.40±0.05

 $0.32^{+0.08}_{-0.07}$ 0.145+0.055

 $0.60 \pm 0.15$ 

 $1.00 \pm 0.20$ 3°+5°

0.25

0.50

0.65 0.13

0.10

0.575

0.825

 $\theta$ е


У

ZD

ZΕ

R5F104PFAFA, R5F104PGAFA, R5F104PHAFA, R5F104PJAFA R5F104PFDFA, R5F104PGDFA, R5F104PHDFA, R5F104PJDFA R5F104PFGFA, R5F104PGGFA, R5F104PHGFA, R5F104PJGFA R5F104PKAFA, R5F104PLAFA R5F104PKGFA, R5F104PLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP100-14x20-0.65	PLQP0100JC-A	P100GF-65-GBN-1	0.92



©2012 Renesas Electronics Corporation. All rights reserved.