

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fadfp-50

(3/5)


Pin count	Package	Fields of Application Note	Ordering Part Number
48 pins	48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)	A	R5F104GAAFB#V0, R5F104GCAFB#V0, R5F104GDAFB#V0, R5F104GEAFB#V0, R5F104GFAFB#V0, R5F104GGAFB#V0, R5F104GHAFB#V0, R5F104GJAFB#V0 R5F104GAAFB#X0, R5F104GCAFB#X0, R5F104GDAFB#X0, R5F104GEAFB#X0, R5F104GFAFB#X0, R5F104GGAFB#X0, R5F104GHAFB#X0, R5F104GJAFB#X0 R5F104GKAFB#30, R5F104GLAFB#30 R5F104GKAFB#50, R5F104GLAFB#50
		D	R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GEDFB#V0, R5F104GFDFB#V0, R5F104GGDFB#V0, R5F104GHDFB#V0, R5F104GJDFB#V0 R5F104GADFB#X0, R5F104GCDFB#X0, R5F104GDDFB#X0, R5F104GEDFB#X0, R5F104GFDFB#X0, R5F104GGDFB#X0, R5F104GHDFB#X0, R5F104GJDFB#X0
		G	R5F104GAGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GEGFB#V0, R5F104GFGFB#V0, R5F104GGGFB#V0, R5F104GHGFB#V0, R5F104GJGFB#V0 R5F104GAGFB#X0, R5F104GCGFB#X0, R5F104GDGFB#X0, R5F104GEGFB#X0, R5F104GFGFB#X0, R5F104GGGFB#X0, R5F104GHGFB#X0, R5F104GJGFB#X0 R5F104GKGFB#30, R5F104GLGFB#30 R5F104GKGFB#50, R5F104GLGFB#50
	48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)	A	R5F104GAANA#U0, R5F104GCANA#U0, R5F104GDANA#U0, R5F104GEANA#U0, R5F104GFANA#U0, R5F104GGANA#U0, R5F104GHANA#U0, R5F104GJANA#U0 R5F104GAANA#W0, R5F104GCANA#W0, R5F104GDANA#W0, R5F104GEANA#W0, R5F104GFANA#W0, R5F104GGANA#W0, R5F104GHANA#W0, R5F104GJANA#W0 R5F104GKANA#U0, R5F104GLANA#U0 R5F104GKANA#W0, R5F104GLANA#W0
		D	R5F104GADNA#U0, R5F104GCDNA#U0, R5F104GDDNA#U0, R5F104GEDNA#U0, R5F104GFDNA#U0, R5F104GGDNA#U0, R5F104GHDNA#U0, R5F104GJDNA#U0 R5F104GADNA#W0, R5F104GCDNA#W0, R5F104GDDNA#W0, R5F104GEDNA#W0, R5F104GFDNA#W0, R5F104GGDNA#W0, R5F104GHDNA#W0, R5F104GJDNA#W0
		G	R5F104GAGNA#U0, R5F104GCGNA#U0, R5F104GDGNA#U0, R5F104GEGNA#U0, R5F104GFGNA#U0, R5F104GGGNA#U0, R5F104GHGNA#U0, R5F104GJGNA#U0 R5F104GAGNA#W0, R5F104GCGNA#W0, R5F104GDGNA#W0, R5F104GEGNA#W0, R5F104GFGNA#W0, R5F104GGGNA#W0, R5F104GHGNA#W0, R5F104GJGNA#W0 R5F104GKGNA#U0, R5F104GLGNA#U0 R5F104GKGNA#W0, R5F104GLGNA#W0
	52 pins	A	R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0, R5F104JGAFA#V0, R5F104JHAFA#V0, R5F104JJFAFA#V0 R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JEAFA#X0, R5F104JFAFA#X0, R5F104JGAFA#X0, R5F104JHAFA#X0, R5F104JJFAFA#X0
		D	R5F104JC DFA#V0, R5F104JDDFA#V0, R5F104JEDFA#V0, R5F104JFDFA#V0, R5F104JG DFA#V0, R5F104JHDFA#V0, R5F104JJ DFA#V0 R5F104JC DFA#X0, R5F104JDDFA#X0, R5F104JEDFA#X0, R5F104JFDFA#X0, R5F104JG DFA#X0, R5F104JHDFA#X0, R5F104JJ DFA#X0
		G	R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0, R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0 R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0, R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0

Note For the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.2 32-pin products

- 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).


Remark 1. For pin identification, see [1.4 Pin Identification](#).

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

Remark 3. It is recommended to connect an exposed die pad to Vss.

1.3.8 64-pin products

- 64-pin plastic LQFP (14 × 14 mm, 0.8 mm pitch)
- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



Note 1. Mounted on the 96 KB or more code flash memory products.

Note 2. Mounted on the 384 KB or more code flash memory products.

Caution 1. Make EVSSO pin the same potential as Vss pin.

Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.


Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins and connect the V_{SS} and EV_{SS0} pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

- 100-pin plastic LQFP (14 × 20 mm, 0.65 mm pitch)



Note Mounted on the 384 KB or more code flash memory products.

Caution 1. Make EV_{SS0}, EV_{SS1} pins the same potential as V_{SS} pin.

Caution 2. Make V_{DD} pin the potential that is higher than EV_{DD0}, EV_{DD1} pins (EV_{DD0} = EV_{DD1}).

Caution 3. Connect the REGC pin to V_{SS} pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see **1.4 Pin Identification**.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD}, EV_{DD0} and EV_{DD1} pins and connect the V_{SS}, EV_{SS0} and EV_{SS1} pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.4 Pin Identification

ANIO to ANI14,: ANI16 to ANI20 ANO0, ANO1: AVREFM: AVREFP: EVDD0, EVDD1: EVSS0, EVSS1: EXCLK: EXCLKS: INTP0 to INTP11: IVCMP0, IVCMP1: IVREF0, IVREF1: KR0 to KR7: P00 to P06: P10 to P17: P20 to P27: P30, P31: P40 to P47: P50 to P57: P60 to P67: P70 to P77: P80 to P87: P100 to P102: P110, P111: P120 to P124: P130, P137: P140 to P147: P150 to P156: PCLBUZ0, PCLBUZ1: REGC: RESET: RTC1HZ:	Analog input Analog output A/D converter reference potential (– side) input A/D converter reference potential (+ side) input Power supply for port Ground for port External clock input (main system clock) External clock input (subsystem clock) External interrupt input Comparator input Comparator reference input Key return Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6 Port 7 Port 8 Port 10 Port 11 Port 12 Port 13 Port 14 Port 15 Programmable clock output/buzzer output Regulator capacitance Reset Real-time clock correction clock (1 Hz) output	RxD0 to RxD3: SCK00, SCK01, SCK10,: SCK11, SCK20, SCK21, SCK30, SCK31 SCLA0, SCLA1,: SCL00, SCL01, SCL10, SCL11,: SCL20, SCL21, SCL30, SCL31 SDAA0, SDAA1, SDA00,: SDA01, SDA10, SDA11, SDA20, SDA21, SDA30, SDA31 SI00, SI01, SI10, SI11,: SI20, SI21, SI30, SI31 SO00, SO01, SO10,: SO11, SO20, SO21, SO30, SO31 <u>SSI00</u> : TI00 to TI03,: TI10 to TI13 TO00 to TO03,: TO10 to TO13, TRJ00 TOOL0: TOOLRxD, TOOLTxD: TRDCLK, TRGCLKA,: TRGCLKB TRDIOA0, TRDIOB0,: TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRGIOA, TRGIOB, TRJ00 TxD0 to TxD3: VCOUT0, VCOUT1: VDD: Vss: X1, X2: XT1, XT2:	Receive data Serial clock input/output Serial clock input/output Serial clock output Serial data input/output Serial data output Serial data input Serial interface chip select input Timer input Timer output Data input/output for tool Data input/output for external device Timer external input clock Timer input/output Transmit data Comparator output Power supply Ground Crystal oscillator (main system clock) Crystal oscillator (subsystem clock)
--	---	--	--

[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

Item	44-pin	48-pin	52-pin	64-pin
	R5F104Fx (x = A, C to E)	R5F104Gx (x = A, C to E)	R5F104Jx (x = C to E)	R5F104Lx (x = C to E)
Code flash memory (KB)	16 to 64	16 to 64	32 to 64	32 to 64
Data flash memory (KB)	4	4	4	4
RAM (KB)	2.5 to 5.5 Note	2.5 to 5.5 Note	4 to 5.5 Note	4 to 5.5 Note
Address space	1 MB			
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)		
	High-speed on-chip oscillator clock (f_{IH})	HS (high-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)		
Subsystem clock		XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz		
Low-speed on-chip oscillator clock		15 kHz (TYP.): $V_{DD} = 1.6$ to 5.5 V		
General-purpose register		8 bits × 32 registers (8 bits × 8 registers × 4 banks)		
Minimum instruction execution time		0.03125 µs (High-speed on-chip oscillator clock: $f_{IH} = 32$ MHz operation) 0.05 µs (High-speed system clock: $f_{MX} = 20$ MHz operation) 30.5 µs (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)		
Instruction set		<ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) • Multiplication and Accumulation (16 bits × 16 bits + 32 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 		
I/O port	Total	40	44	48
	CMOS I/O	31	34	38
	CMOS input	5	5	5
	CMOS output	—	1	1
	N-ch open-drain I/O (6 V tolerance)	4	4	4
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)		
	Watchdog timer	1 channel		
	Real-time clock (RTC)	1 channel		
	12-bit interval timer	1 channel		
	Timer output	Timer outputs: 13 channels PWM outputs: 9 channels		
	RTC output	1 • 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)		

(Note is listed on the next page.)

(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (3/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0.8 EV _{DD0}		EV _{DD0}	V
	V _{IH2}	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	2.2		EV _{DD0}	V
			TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	2.0		EV _{DD0}	V
			TTL input buffer 1.6 V ≤ EV _{DD0} < 3.3 V	1.5		EV _{DD0}	V
	V _{IH3}	P20 to P27, P150 to P156		0.7 V _{DD}		V _{DD}	V
	V _{IH4}	P60 to P63		0.7 EV _{DD0}		6.0	V
Input voltage, low	V _{IL1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		0.2 EV _{DD0}	V
	V _{IL2}	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ EV _{DD0} < 3.3 V	0		0.32	V
	V _{IL3}	P20 to P27, P150 to P156		0		0.3 V _{DD}	V
	V _{IL4}	P60 to P63		0		0.3 EV _{DD0}	V
	V _{IL5}	P121 to P124, P137, EXCLK, EXCLKS, RESET		0		0.2 V _{DD}	V

Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EV_{DD0}, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +85°C, 1.6 V ≤ EV_{D0} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{S0} = 0 V)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD1	Operating mode	HS (high-speed main mode Note 5	f _{HOCO} = 64 MHz, f _{IH} = 32 MHz Note 3	Basic operation	V _{DD} = 5.0 V		2.4		mA
						V _{DD} = 3.0 V		2.4		
		HS (high-speed main mode Note 5	f _{HOCO} = 32 MHz, f _{IH} = 32 MHz Note 3	Basic operation	V _{DD} = 5.0 V		2.1			mA
						V _{DD} = 3.0 V		2.1		
			f _{HOCO} = 64 MHz, f _{IH} = 32 MHz Note 3	Normal operation	V _{DD} = 5.0 V		5.1	8.7		
						V _{DD} = 3.0 V		5.1	8.7	
			f _{HOCO} = 32 MHz, f _{IH} = 32 MHz Note 3	Normal operation	V _{DD} = 5.0 V		4.8	8.1		
						V _{DD} = 3.0 V		4.8	8.1	
			f _{HOCO} = 48 MHz, f _{IH} = 24 MHz Note 3	Normal operation	V _{DD} = 5.0 V		4.0	6.9		
						V _{DD} = 3.0 V		4.0	6.9	
		f _{HOCO} = 24 MHz, f _{IH} = 24 MHz Note 3	Normal operation	V _{DD} = 5.0 V			3.8	6.3		
					V _{DD} = 3.0 V		3.8	6.3		
			f _{HOCO} = 16 MHz, f _{IH} = 16 MHz Note 3	Normal operation	V _{DD} = 5.0 V		2.8	4.6		
						V _{DD} = 3.0 V		2.8	4.6	
		LS (low-speed main mode Note 5	f _{HOCO} = 8 MHz, f _{IH} = 8 MHz Note 3	Normal operation	V _{DD} = 3.0 V		1.3	2.0		mA
						V _{DD} = 2.0 V		1.3	2.0	
		LV (low-voltage main mode Note 5	f _{HOCO} = 4 MHz, f _{IH} = 4 MHz Note 3	Normal operation	V _{DD} = 3.0 V		1.3	1.8		mA
						V _{DD} = 2.0 V		1.3	1.8	
		HS (high-speed main mode Note 5	f _{MX} = 20 MHz Note 2, V _{DD} = 5.0 V	Normal operation	Square wave input		3.3	5.3		mA
					Resonator connection		3.4	5.5		
			f _{MX} = 20 MHz Note 2, V _{DD} = 3.0 V	Normal operation	Square wave input		3.3	5.3		
					Resonator connection		3.4	5.5		
			f _{MX} = 10 MHz Note 2, V _{DD} = 5.0 V	Normal operation	Square wave input		2.0	3.1		
					Resonator connection		2.1	3.2		
			f _{MX} = 10 MHz Note 2, V _{DD} = 3.0 V	Normal operation	Square wave input		2.0	3.1		
					Resonator connection		2.1	3.2		
		LS (low-speed main mode Note 5	f _{MX} = 8 MHz Note 2, V _{DD} = 3.0 V	Normal operation	Square wave input		1.2	1.9		mA
					Resonator connection		1.2	2.0		
			f _{MX} = 8 MHz Note 2, V _{DD} = 2.0 V	Normal operation	Square wave input		1.2	1.9		
					Resonator connection		1.2	2.0		
		Subsystem clock operation	f _{SUB} = 32.768 kHz Note 4 TA = -40°C	Normal operation	Square wave input		4.7	6.1		μA
					Resonator connection		4.7	6.1		
			f _{SUB} = 32.768 kHz Note 4 TA = +25°C	Normal operation	Square wave input		4.7	6.1		
					Resonator connection		4.7	6.1		
			f _{SUB} = 32.768 kHz Note 4 TA = +50°C	Normal operation	Square wave input		4.8	6.7		
					Resonator connection		4.8	6.7		
			f _{SUB} = 32.768 kHz Note 4 TA = +70°C	Normal operation	Square wave input		4.8	7.5		
					Resonator connection		4.8	7.5		
			f _{SUB} = 32.768 kHz Note 4 TA = +85°C	Normal operation	Square wave input		5.4	8.9		
					Resonator connection		5.4	8.9		

(Notes and Remarks are listed on the next page.)



(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products


(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)

(2/2)



Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD2 Note 2	HALT mode HS (high-speed main) mode Note 7	fHO CO = 64 MHz, fIH = 32 MHz Note 4	VDD = 5.0 V		0.79	3.32		mA
				VDD = 3.0 V		0.79	3.32		
			fHO CO = 32 MHz, fIH = 32 MHz Note 4	VDD = 5.0 V		0.49	2.63		
				VDD = 3.0 V		0.49	2.63		
			fHO CO = 48 MHz, fIH = 24 MHz Note 4	VDD = 5.0 V		0.62	2.57		
				VDD = 3.0 V		0.62	2.57		
			fHO CO = 24 MHz, fIH = 24 MHz Note 4	VDD = 5.0 V		0.4	2.00		
				VDD = 3.0 V		0.4	2.00		
			fHO CO = 16 MHz, fIH = 16 MHz Note 4	VDD = 5.0 V		0.38	1.49		
				VDD = 3.0 V		0.38	1.49		
		LS (low-speed main) mode Note 7	fHO CO = 8 MHz, fIH = 8 MHz Note 4	VDD = 3.0 V		250	800		μA
				VDD = 2.0 V		250	800		
		LV (low-voltage main) mode Note 7	fHO CO = 4 MHz, fIH = 4 MHz Note 4	VDD = 3.0 V		420	755		μA
				VDD = 2.0 V		420	755		
		HS (high-speed main) mode Note 7	fMX = 20 MHz Note 3, VDD = 5.0 V	Square wave input		0.30	1.63		mA
				Resonator connection		0.40	1.85		
			fMX = 20 MHz Note 3, VDD = 3.0 V	Square wave input		0.30	1.63		
				Resonator connection		0.40	1.85		
			fMX = 10 MHz Note 3, VDD = 5.0 V	Square wave input		0.20	0.89		
				Resonator connection		0.25	0.97		
			fMX = 10 MHz Note 3, VDD = 3.0 V	Square wave input		0.20	0.89		
				Resonator connection		0.25	0.97		
		LS (low-speed main) mode Note 7	fMX = 8 MHz Note 3, VDD = 3.0 V	Square wave input		110	580		μA
				Resonator connection		140	630		
			fMX = 8 MHz Note 3, VDD = 2.0 V	Square wave input		110	580		
				Resonator connection		140	630		
		Subsystem clock operation	fsUB = 32.768 kHz Note 5, TA = -40°C	Square wave input		0.28	0.66		μA
				Resonator connection		0.47	0.85		
			fsUB = 32.768 kHz Note 5, TA = +25°C	Square wave input		0.34	0.66		
				Resonator connection		0.53	0.85		
			fsUB = 32.768 kHz Note 5, TA = +50°C	Square wave input		0.37	2.35		
				Resonator connection		0.56	2.54		
			fsUB = 32.768 kHz Note 5, TA = +70°C	Square wave input		0.61	4.08		
				Resonator connection		0.80	4.27		
			fsUB = 32.768 kHz Note 5, TA = +85°C	Square wave input		1.55	8.09		
				Resonator connection		1.74	8.28		
		STOP mode Note 8	TA = -40°C			0.19	0.57		μA
			TA = +25°C			0.25	0.57		
			TA = +50°C			0.33	2.26		
			TA = +70°C			0.52	3.99		
			TA = +85°C			1.46	8.00		

(Notes and Remarks are listed on the next page.)

T_{CY} vs V_{DD} (LS (low-speed main) mode)T_{CY} vs V_{DD} (LV (low-voltage main) mode)



TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1,
TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1



(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 5	tkCY2	4.0 V ≤ EVDD0 ≤ 5.5 V	20 MHz < fmck	8/fmck	—	—	—	—	—	ns
			fmck ≤ 20 MHz	6/fmck	—	6/fmck	—	6/fmck	—	ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	16 MHz < fmck	8/fmck	—	—	—	—	—	ns
			fmck ≤ 16 MHz	6/fmck	—	6/fmck	—	6/fmck	—	ns
		2.4 V ≤ EVDD0 ≤ 5.5 V		6/fmck and 500	—	6/fmck and 500	—	6/fmck and 500	—	ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		6/fmck and 750	—	6/fmck and 750	—	6/fmck and 750	—	ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		6/fmck and 1500	—	6/fmck and 1500	—	6/fmck and 1500	—	ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		—	—	6/fmck and 1500	—	6/fmck and 1500	—	ns
SCKp high-/low-level width	tKH2, tKL2	4.0 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 7	—	tkCY2/2 - 7	—	tkCY2/2 - 7	—	ns
		2.7 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 8	—	tkCY2/2 - 8	—	tkCY2/2 - 8	—	ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 18	—	tkCY2/2 - 18	—	tkCY2/2 - 18	—	ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 66	—	tkCY2/2 - 66	—	tkCY2/2 - 66	—	ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		—	—	tkCY2/2 - 66	—	tkCY2/2 - 66	—	ns
Slp setup time (to SCKp↑) Note 1	tsIK2	2.7 V ≤ EVDD0 ≤ 5.5 V		1/fmck + 20	—	1/fmck + 30	—	1/fmck + 30	—	ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		1/fmck + 30	—	1/fmck + 30	—	1/fmck + 30	—	ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		1/fmck + 40	—	1/fmck + 40	—	1/fmck + 40	—	ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		—	—	1/fmck + 40	—	1/fmck + 40	—	ns
Slp hold time (from SCKp↑) Note 2	tksI2	1.8 V ≤ EVDD0 ≤ 5.5 V		1/fmck + 31	—	1/fmck + 31	—	1/fmck + 31	—	ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		1/fmck + 250	—	1/fmck + 250	—	1/fmck + 250	—	ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		—	—	1/fmck + 250	—	1/fmck + 250	—	ns
Delay time from SCKp↓ to SOp output Note 3	tksO2	C = 30 pF Note 4	2.7 V ≤ EVDD0 ≤ 5.5 V	—	2/fmck + 44	—	2/fmck + 110	—	2/fmck + 110	ns
			2.4 V ≤ EVDD0 ≤ 5.5 V	—	2/fmck + 75	—	2/fmck + 110	—	2/fmck + 110	ns
			1.8 V ≤ EVDD0 ≤ 5.5 V	—	2/fmck + 100	—	2/fmck + 110	—	2/fmck + 110	ns
			1.7 V ≤ EVDD0 ≤ 5.5 V	—	2/fmck + 220	—	2/fmck + 220	—	2/fmck + 220	ns
			1.6 V ≤ EVDD0 ≤ 5.5 V	—	—	—	2/fmck + 220	—	2/fmck + 220	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SOp output lines.

Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)(TA = -40 to +85°C, 1.6 V ≤ EV_{D0} = EV_{D1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{S0} = EV_{S1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		reception 4.0 V ≤ EV _{D0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} Note 4		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1	bps
				5.3		1.3		0.6	Mbps
				f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1	bps
				5.3		1.3		0.6	Mbps
				f _{MCK} /6 Notes 1, 2, 3		f _{MCK} /6 Notes 1, 2		f _{MCK} /6 Notes 1, 2	bps
				5.3		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. Use it with EV_{D0} ≥ V_b.**Note 3.** The following conditions are required for low voltage interface when EV_{D0} < V_{DD}.2.4 V ≤ EV_{D0} < 2.7 V: MAX. 2.6 Mbps1.8 V ≤ EV_{D0} < 2.4 V: MAX. 1.3 Mbps**Note 4.** The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:HS (high-speed main) mode: 32 MHz (2.7 V ≤ V_{DD} ≤ 5.5 V)16 MHz (2.4 V ≤ V_{DD} ≤ 5.5 V)LS (low-speed main) mode: 8 MHz (1.8 V ≤ V_{DD} ≤ 5.5 V)LV (low-voltage main) mode: 4 MHz (1.6 V ≤ V_{DD} ≤ 5.5 V)**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (for the 30- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.**Remark 1.** V_b [V]: Communication line voltage**Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)**Remark 3.** f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

(2) I²C fast mode(TA = -40 to +85°C, 1.6 V ≤ EV_{D0} = EV_{D1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{S0} = EV_{S1} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsCL	Fast mode: f _{CLK} ≥ 3.5 MHz	2.7 V ≤ EV _{D0} ≤ 5.5 V 1.8 V ≤ EV _{D0} ≤ 5.5 V	0	400	0	400	0	400	kHz
Setup time of restart condition	tsU: STA		2.7 V ≤ EV _{D0} ≤ 5.5 V 1.8 V ≤ EV _{D0} ≤ 5.5 V	0.6		0.6		0.6		μs
Hold time Note 1	t _{HD} : STA		2.7 V ≤ EV _{D0} ≤ 5.5 V 1.8 V ≤ EV _{D0} ≤ 5.5 V	0.6		0.6		0.6		μs
Hold time when SCLA0 = "L"	t _{LOW}		2.7 V ≤ EV _{D0} ≤ 5.5 V 1.8 V ≤ EV _{D0} ≤ 5.5 V	1.3		1.3		1.3		μs
Hold time when SCLA0 = "H"	t _{HIGH}		2.7 V ≤ EV _{D0} ≤ 5.5 V 1.8 V ≤ EV _{D0} ≤ 5.5 V	0.6		0.6		0.6		μs
Data setup time (reception)	tsU: DAT		2.7 V ≤ EV _{D0} ≤ 5.5 V 1.8 V ≤ EV _{D0} ≤ 5.5 V	100		100		100		ns
Data hold time (transmission)	t _{HD} : DAT	Note 2	2.7 V ≤ EV _{D0} ≤ 5.5 V 1.8 V ≤ EV _{D0} ≤ 5.5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	tsU: STO		2.7 V ≤ EV _{D0} ≤ 5.5 V 1.8 V ≤ EV _{D0} ≤ 5.5 V	0.6		0.6		0.6		μs
Bus-free time	t _{BUF}		2.7 V ≤ EV _{D0} ≤ 5.5 V 1.8 V ≤ EV _{D0} ≤ 5.5 V	1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.**Note 2.** The maximum value (MAX.) of t_{HD}: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Caution** The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.**Remark** The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.Fast mode: C_b = 320 pF, R_b = 1.1 kΩ

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{VSS0} = EV_{VSS1} = 0 V) (3/3)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
Slp setup time (to SCKp _↓) ^{Note}	tsIK1	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	88		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	88		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ	220		ns
Slp hold time (from SCKp _↓) ^{Note}	tKSI1	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	38		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	38		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ	38		ns
Delay time from SCKp _↑ to SO _p output ^{Note}	tKS01	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ		50	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ		50	ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ		50	ns

Note When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (for the 30- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

3.6.6 LVD circuit characteristics

(1) Reset Mode and Interrupt Mode

(TA = -40 to +105°C, V_{PDR} ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Voltage detection threshold	V _{LVD0}	Rising edge	3.90	4.06	4.22	V
		Falling edge	3.83	3.98	4.13	V
	V _{LVD1}	Rising edge	3.60	3.75	3.90	V
		Falling edge	3.53	3.67	3.81	V
	V _{LVD2}	Rising edge	3.01	3.13	3.25	V
		Falling edge	2.94	3.06	3.18	V
	V _{LVD3}	Rising edge	2.90	3.02	3.14	V
		Falling edge	2.85	2.96	3.07	V
	V _{LVD4}	Rising edge	2.81	2.92	3.03	V
		Falling edge	2.75	2.86	2.97	V
	V _{LVD5}	Rising edge	2.70	2.81	2.92	V
		Falling edge	2.64	2.75	2.86	V
	V _{LVD6}	Rising edge	2.61	2.71	2.81	V
		Falling edge	2.55	2.65	2.75	V
	V _{LVD7}	Rising edge	2.51	2.61	2.71	V
		Falling edge	2.45	2.55	2.65	V
Minimum pulse width	t _{LW}		300			μs
Detection delay time					300	μs

(2) Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Voltage detection threshold	V _{LVDD0}	V _{POC2} , V _{POC1} , V _{Poco} = 0, 1, 1, falling reset voltage		2.64	2.75	2.86	V
	V _{LVDD1}	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
			Falling interrupt voltage	2.75	2.86	2.97	V
	V _{LVDD2}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	V _{LVDD3}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V
			Falling interrupt voltage	3.83	3.98	4.13	V

3.6.7 Power supply voltage rising slope characteristics

(TA = -40 to +105°C, Vss = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	S _{VDD}				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until Vdd reaches the operating voltage range shown in 3.4 AC Characteristics.

4.3 36-pin products

R5F104CAALA, R5F104CCALA, R5F104CDALA, R5F104CEALA, R5F104CFALA, R5F104CGALA
R5F104CAGLA, R5F104CCGLA, R5F104CDGLA, R5F104CEGLA, R5F104CFGGLA, R5F104CGGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-WFLGA36-4x4-0.50	PWLG0036KA-A	P36FC-50-AA4-2	0.023




©2012 Renesas Electronics Corporation. All rights reserved.

4.4 40-pin products

R5F104EAANA, R5F104ECANA, R5F104EDANA, R5F104EEANA, R5F104EFANA, R5F104EGANA,
 R5F104EHANA
 R5F104EADNA, R5F104ECDNA, R5F104EDDNA, R5F104EEDNA, R5F104EFDNA, R5F104EGDNA,
 R5F104EHDNA
 R5F104EAGNA, R5F104ECGNA, R5F104EDGNA, R5F104EEGNA, R5F104EFGNA, R5F104EGGNA,
 R5F104EHGNA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN40-6x6-0.50	PWQN0040KC-A	P40K8-50-4B4-4	0.09



©2012 Renesas Electronics Corporation. All rights reserved.

R5F104LCAF, R5F104LDAFB, R5F104LEAFB, R5F104LFAFB, R5F104LGAFB, R5F104LHAFB,
 R5F104LJAFB
 R5F104LCDFB, R5F104LDDFB, R5F104LEDFB, R5F104LFDFB, R5F104LGDFB, R5F104LHDFB,
 R5F104LJDFB
 R5F104LCGFB, R5F104LDGFB, R5F104LEGFB, R5F104LFGFB, R5F104LGGFB, R5F104LHGFB,
 R5F104LJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35

