

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fcdfp-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### O ROM, RAM capacities

Flash ROM	ash ROM Data flash		RL78/G14					
Tiasii NOW	Data ilasii	RAM	30 pins	32 pins	36 pins	40 pins		
192 KB	8 KB	20 KB	_	_	_	R5F104EH		
128 KB	8 KB	16 KB	R5F104AG	R5F104BG	R5F104CG	R5F104EG		
96 KB	8 KB	12 KB	R5F104AF	R5F104BF	R5F104CF	R5F104EF		
64 KB	4 KB	5.5 KB Note	R5F104AE	R5F104BE	R5F104CE	R5F104EE		
48 KB	4 KB	5.5 KB Note	R5F104AD	R5F104BD	R5F104CD	R5F104ED		
32 KB	4 KB	4 KB	R5F104AC	R5F104BC	R5F104CC	R5F104EC		
16 KB	4 KB	2.5 KB	R5F104AA	R5F104BA	R5F104CA	R5F104EA		

Flash ROM	Data flash	RAM	RL78/G14					
Tiasii Kowi	Dala IIasii	INAIVI	44 pins	48 pins	52 pins	64 pins		
512 KB	8 KB	48 KB Note	_	R5F104GL	_	R5F104LL		
384 KB	8 KB	32 KB	_	R5F104GK	_	R5F104LK		
256 KB	8 KB	24 KB Note	R5F104FJ	R5F104GJ	R5F104JJ	R5F104LJ		
192 KB	8 KB	20 KB	R5F104FH	R5F104GH	R5F104JH	R5F104LH		
128 KB	8 KB	16 KB	R5F104FG	R5F104GG	R5F104JG	R5F104LG		
96 KB	8 KB	12 KB	R5F104FF	R5F104GF	R5F104JF	R5F104LF		
64 KB	4 KB	5.5 KB Note	R5F104FE	R5F104GE	R5F104JE	R5F104LE		
48 KB	4 KB	5.5 KB Note	R5F104FD	R5F104GD	R5F104JD	R5F104LD		
32 KB	4 KB	4 KB	R5F104FC	R5F104GC	R5F104JC	R5F104LC		
16 KB	4 KB	2.5 KB	R5F104FA	R5F104GA	_			

Flash ROM	lash ROM Data flash	RAM	RL78/G14				
Flasii ROW	Dala IIasii	KAW	80 pins	100 pins			
512 KB	8 KB	48 KB Note	R5F104ML	R5F104PL			
384 KB	8 KB	32 KB	R5F104MK	R5F104PK			
256 KB	8 KB	24 KB Note	R5F104MJ	R5F104PJ			
192 KB	8 KB	20 KB	R5F104MH	R5F104PH			
128 KB	8 KB	16 KB	R5F104MG	R5F104PG			
96 KB	8 KB	12 KB	R5F104MF	R5F104PF			

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H

R5F104xE (x = A to C, E to G, J, L): Start address FE900H


R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

## 1.3.5 44-pin products

• 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)




Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

## 1.5.10 100-pin products



(2/2)

			<u> </u>	<u> </u>				
		30-pin	32-pin	36-pin	40-pin			
ľ	tem	R5F104Ax (x = F, G)	R5F104Bx (x = F, G)	R5F104Cx (x = F, G)	R5F104Ex (x = F to H)			
Clock output/buzzer	output	2	2	2	2			
		(Main system clock: fMA [40-pin products] • 2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fMA • 256 Hz, 512 Hz, 1.024	6 kHz, 1.25 MHz, 2.5 MHz IN = 20 MHz operation) 6 kHz, 1.25 MHz, 2.5 MHz	z, 5 MHz, 10 MHz	:, 32.768 kHz			
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels			
D/A converter		1 channel	2 channels	1	I .			
Comparator		2 channels						
Serial interface		CSI: 1 channel/UART: 1 CSI: 1 channel/UART: 1 [36-pin, 40-pin products] CSI: 1 channel/UART (I CSI: 1 channel/UART: 1	CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel					
	I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel			
Data transfer contro	ller (DTC)	30 sources		·L	31 sources			
Event link controller	(ELC)	Event input: 21 Event trigger output: 8	Event input: 21, Event trigger output: 9		Event input: 22 Event trigger output: 9			
Vectored interrupt	Internal	24	24	24	24			
sources	External	6	6	6	7			
Key interrupt		_	_	_	4			
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access						
Power-on-reset circu	uit	<ul> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)         <ul> <li>1.51 ±0.06 V (TA = -40 to +105°C)</li> </ul> </li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C)         <ul> <li>1.50 ±0.06 V (TA = -40 to +105°C)</li> </ul> </li> </ul>						
Voltage detector		1.63 V to 4.06 V (14 stag	es)					
On-chip debug func	tion	Provided						
Power supply voltag	e	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = - V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -	,					
Operating ambient to	emperature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$ (A: Consumer applications, D: Industrial applications), $T_A = -40 \text{ to } +105^{\circ}\text{C}$ (G: Industrial applications)						

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

					(2/2)			
		44-pin	48-pin	52-pin	64-pin			
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = F  to  H, J)	(x = F  to  H, J)	(x = F  to  H, J)	(x = F  to  H, J)			
Clock output/buz	zer output	2	2	2	2			
		(Main system clock: • 256 Hz, 512 Hz, 1.02	<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation)</li> </ul>					
8/10-bit resolutio	n A/D converter	10 channels	10 channels	12 channels	12 channels			
D/A converter		2 channels		ı	1			
Comparator		2 channels						
Serial interface	120 1	CSI: 1 channel/UAR CSI: 2 channels/UAF [48-pin, 52-pin product CSI: 2 channels/UAF CSI: 1 channel/UAR CSI: 2 channels/UAF	T: 1 channel/simplified I RT: 1 channel/simplified I ts] RT (UART supporting LI T: 1 channel/simplified I RT: 1 channel/simplified RT (UART supporting LI RT: 1 channel/simplified	I <sup>2</sup> C: 2 channels IN-bus): 1 channel/simp <sup>2</sup> C: 1 channel I <sup>2</sup> C: 2 channels IN-bus): 1 channel/simp I <sup>2</sup> C: 2 channels I <sup>2</sup> C: 2 channels	olified I <sup>2</sup> C: 2 channels olified I <sup>2</sup> C: 2 channels			
	I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel			
Data transfer cor	troller (DTC)	31 sources	32 sources		33 sources			
Event link contro	ller (ELC)	Event input: 22 Event trigger output: 9						
Vectored inter-	Internal	24	24	24	24			
rupt sources	External	7	10	12	13			
Key interrupt	1	4	6	8	8			
Power-on-reset of	circuit	<ul> <li>Reset by RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution Note</li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)</li> <li>1.51 ±0.06 V (TA = -40 to +105°C)</li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C)</li> </ul>						
Voltage detector		1.50 ±0.06 V (TA = -40 to +105°C)						
On-chip debug fu	ınction	Provided	1.63 V to 4.06 V (14 stages)					
Power supply vol		V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C) V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)						
Operating ambie	nt temperature	TA = -40 to +85°C (A: Consumer applications, D: Industrial applications), TA = -40 to +105°C (G: Industrial applications)						

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		80-pin	100-pin			
	Item	R5F104Mx	R5F104Px			
		(x = K, L)	(x = K, L)			
Code flash me	mory (KB)	384 to 512	384 to 512			
Data flash mer	mory (KB)	8	8			
RAM (KB)		32 to 48 <sup>Note</sup>	32 to 48 <sup>Note</sup>			
Address space	:	1 MB				
Main system clock	High-speed system clock	HS (high-speed main) mode: 1 to 16 MHz (VLS (low-speed main) mode: 1 to 8 MHz (VLS)	system clock input (EXCLK) YDD = 2.7 to 5.5 V), YDD = 2.4 to 5.5 V), DD = 1.8 to 5.5 V), DD = 1.6 to 5.5 V)			
	High-speed on-chip oscillator clock (fін)	HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)				
Subsystem clo	ck	XT1 (crystal) oscillation, external subsystem c	lock input (EXCLKS) 32.768 kHz			
Low-speed on-	chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V				
General-purpo	se register	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 ba	nks)			
Minimum instru	uction execution time	0.03125 μs (High-speed on-chip oscillator clock: f <sub>IH</sub> = 32 MHz operation)				
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)				
		30.5 μs (Subsystem clock: fsub = 32.768 kHz operation)				
Instruction set		<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits)</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>				
I/O port	Total	74	92			
	CMOS I/O	64	82			
	CMOS input	5	5			
	CMOS output	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4			
Timer	16-bit timer	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer	RD: 2 channels, Timer RG: 1 channel)			
	Watchdog timer	1 channel				
	Real-time clock (RTC)	1 channel				
	12-bit interval timer	1 channel				
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels				
	RTC output	1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)				

Note

In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

(5/5)

Items	Symbol	Conditi	ons		MIN.	TYP.	MAX.	Unit
Input leakage cur- rent, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVDD0	)			1	μΑ
	ILIH2	P20 to P27, P137, P150 to P156, RESET	VI = VDD				1	μΑ
	ILIH3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μΑ
				In resonator con- nection			10	μА
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vı = EVsso				-1	μΑ
	ILIL2	P20 to P27, P137, P150 to P156, RESET	VI = VSS				-1	μΑ
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μА
				In resonator con- nection			-10	μА
On-chip pull-up resistance	Rυ	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vi = EVsso	, In input port	10	20	100	kΩ

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- $\textbf{Remark 1.} \ \ p: CSI \ number \ (p = 00, \, 01, \, 10, \, 11, \, 20, \, 21, \, 30, \, 31), \ m: \ Unit \ number \ (m = 0, \, 1), \\$ 
  - n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  - n: Channel number (mn = 00 to 03, 10 to 13))

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

(TA = -40 to +85°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, 1.6 V  $\leq$  EVDD = EVDD1  $\leq$  VDD, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	Vain			0		V <sub>BGR</sub> Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).


Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.


**Note 4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (-) = AVREFM.


## Interrupt Request Input Timing



## Key Interrupt Input Timing




# RESET Input Timing



## 3.5 Peripheral Functions Characteristics

**AC Timing Test Points** 



## 3.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	Conditions HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate Note 1		2.4 V ≤ EVDD0 ≤ 5.5 V		fMCK/12 Note 2	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		2.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \le \text{EV}_{DD0} < 2.7 \text{ V: MAX. } 1.3 \text{ Mbps}$ 


Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode: 32 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)


16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### **UART** mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 2. fmck: Serial array unit operation clock frequency

 $(Operation\ clock\ to\ be\ set\ by\ the\ CKSmn\ bit\ of\ serial\ mode\ register\ mn\ (SMRmn).\ m:\ Unit\ number,$ 

n: Channel number (mn = 00 to 03, 10 to 13))

#### (4) During communication at same potential (simplified I<sup>2</sup>C mode)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	HS (high-speed	l main) mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$		400 Note 1	kHz
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	1200		ns
		$2.4V \le EV_{DD0} \le 5.5 V$ , $C_b = 100 pF$ , $R_b = 3 k\Omega$	4600		ns
Hold time when SCLr = "H"	thigh	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	1200		ns
		2.4 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	4600		ns
Data setup time (reception)	tsu: dat	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	1/fmck + 220 Note 2		ns
		$2.4V \le EV_{DD0} \le 5.5 V$ , C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	1/f <sub>MCK</sub> + 580 Note 2		ns
Data hold time (transmission)	thd: dat	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	0	770	ns
		2.4 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	0	1420	ns

**Note 1.** The value must also be equal to or less than fMCK/4.

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

**Note 2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Note 5. The smaller maximum transfer rate derived by using fMck/12 or the following expression is the valid maximum transfer rate

Expression for calculating the transfer rate when 2.4 V  $\leq$  EVDD0 < 3.3 V and 1.6 V  $\leq$  Vb  $\leq$  2.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]


Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} }{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits} }$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides
- Note 6. This value as an example is calculated when the conditions described in the "Conditions" column are met.

  Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

#### CSI mode connection diagram (during communication at different potential



- **Remark 5.** Rb[ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 6.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 7. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00))
- Remark 8. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Symbol	Conditions	HS (high-spe	eed main) mode	Unit
			MIN.	MIN. MAX.	
SCLr clock frequency	fscL	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $		400 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega \end{split}$		400 Note 1	kHz
		$\begin{aligned} 4.0 & \text{V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 & \text{V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 100 \text{ pF, } R_b = 2.8 \text{ k}\Omega \end{aligned}$		100 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$		100 Note 1	kHz
		$\begin{array}{l} 2.4 \; V \leq EV_{DDO} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 50 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	1200		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	1200		ns
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	4600		ns
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	4600		ns
		$2.4 \text{ V} \leq \text{EVDD0} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}, \\ C_b = 100 \text{ pF, } R_b = 5.5 \text{ k}\Omega$	4650		ns
Hold time when SCLr = "H"	thigh	$\begin{array}{l} 4.0 \; V \leq EV_{DDO} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	620		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	500		ns
		$ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 100 \text{ pF, Rb} = 2.8 \text{ k}\Omega $	2700		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF},  R_{\text{b}} = 2.7 \text{ k}\Omega$	2400		ns
		$\begin{array}{c} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	1830		ns

## 3.6.6 LVD circuit characteristics

## (1) Reset Mode and Interrupt Mode


(TA = -40 to +105°C, VPDR  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)


Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Voltage detection	Supply voltage level	VLVD0	Rising edge	3.90	4.06	4.22	V
threshold			Falling edge	3.83	3.98	4.13	V
		VLVD1	Rising edge	3.60	3.75	3.90	V
			Falling edge	3.53	3.67	3.81	V
		VLVD2	Rising edge	3.01	3.13	3.25	V
			Falling edge	2.94	3.06	3.18	V
		VLVD3	Rising edge	2.90	3.02	3.14	V
			Falling edge	2.85	2.96	3.07	V
		VLVD4	Rising edge	2.81	2.92	3.03	V
			Falling edge	2.75	2.86	2.97	V
		VLVD5	Rising edge	2.70	2.81	2.92	V
			Falling edge	2.64	2.75	2.86	V
		VLVD6	Rising edge	2.61	2.71	2.81	V
			Falling edge	2.55	2.65	2.75	V
		VLVD7	Rising edge	2.51	2.61	2.71	V
			Falling edge	2.45	2.55	2.65	V
Minimum pulse width		tLW		300			μs
Detection delay time						300	μs

## 4.3 36-pin products

R5F104CAALA, R5F104CCALA, R5F104CDALA, R5F104CEALA, R5F104CFALA, R5F104CGALA R5F104CAGLA, R5F104CCGLA, R5F104CDGLA, R5F104CEGLA, R5F104CFGLA, R5F104CGGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-WFLGA36-4x4-0.50	PWLG0036KA-A	P36FC-50-AA4-2	0.023	





© 2012 Renesas Electronics Corporation. All rights reserved.

REVISION	LICTODY
KEVISION	HOLOKI

## RL78/G14 Datasheet

	Description				
Date	Page	Summary			
2.00 Oct 25, 2013 112 to 169		Addition of CHAPTER 3 ELECTRICAL SPECIFICATIONS			
		Modification of 4.1 30-pin products to 4.10 100-pin products			
Feb 07, 2014	All	Addition of products with maximum 512 KB flash ROM and 48 KB RAM			
1		Modification of 1.1 Features			
	2	Modification of ROM, RAM capacities and addition of note 3			
	3	Modification of Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14			
	6 to 8	Addition of part number			
	15, 16	Modification of 1.3.6 48-pin products			
	17	Modification of 1.3.7 52-pin products			
	18, 19	Modification of 1.3.8 64-pin products			
	20	Modification of 1.3.9 80-pin products			
	21, 22	Modification of 1.3.10 100-pin products			
35, 37, 39, 41, 43, 45, 47		Modification of operating ambient temperature in 1.6 Outline of Functions			
	42, 43	Addition of table of 48-pin, 52-pin, 64-pin products (code flash memory 384 KB to 512 KB)			
	46, 47	Addition of table of 80-pin, 100-pin products (code flash memory 384 KB to 512 KB)			
	65 to 68	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products			
	118	Modification of 2.7 Data Memory Retention Characteristics			
	137 to 140	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products			
	180	Modification of 3.7 Data Memory Retention Characteristics			
	189, 190	Addition and modification of 4.6 48-pin products			
	191	Modification of 4.7 52-pin products			
	193 to 195	Addition and modification of 4.8 64-pin products			
	198, 199	Addition and modification of 4.9 80-pin products			
	201, 202	Addition and modification of 4.10 100-pin products			
3.20 Jan 05, 2015 p.2		Deletion of R5F104JK and R5F104JL from the list of ROM and RAM capacities and modification of note			
	p.6	Deletion of ordering part numbers of R5F104JK and R5F104JL from 52-pin plastic LQFP package in 1.2 Ordering Information			
	p.6 to 8	Deletion of note 2 in 1.2 Ordering Information			
	p.17	Deletion of note 2 in 1.3.7 52-pin products			
	p.36, 39, 42, 45, 48, 50, 52	Modification of description in 1.6 Outline of Functions			
	p.46, 48	Deletion of description of 52-pin in 1.6 Outline of Functions			
	p.47	Modification of note of 1.6 Outline of Functions			
	p.62, 64, 66, 68, 70, 72	Modification of specifications in 2.3.2 Supply current characteristics			
	Feb 07, 2014	Oct 25, 2013 112 to 169 171 to 187  Feb 07, 2014 All 1 2 3 6 to 8 15, 16 17 18, 19 20 21, 22 35, 37, 39, 41, 43, 45, 47 42, 43 46, 47 65 to 68 118 137 to 140 180 189, 190 191 193 to 195 198, 199 201, 202  Jan 05, 2015 p.2 p.6 p.6 to 8 p.17 p.36, 39, 42, 45, 48, 50, 52 p.46, 48 p.47 p.62, 64, 66, 68, 70,			

#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.