

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fcdfp-x0

(1/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
30 pins	30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)	A	R5F104AAASP#V0, R5F104ACASP#V0, R5F104ADASP#V0, R5F104AEASP#V0, R5F104AFASP#V0, R5F104AGASP#V0 R5F104AAASP#X0, R5F104ACASP#X0, R5F104ADASP#X0, R5F104AEASP#X0, R5F104AFASP#X0, R5F104AGASP#X0
		D	R5F104AADSP#V0, R5F104ACDSP#V0, R5F104ADDSP#V0, R5F104AEDSP#V0, R5F104AFDSP#V0, R5F104AGDSP#V0 R5F104AADSP#X0, R5F104ACDSP#X0, R5F104ADDSP#X0, R5F104AEDSP#X0, R5F104AFDSP#X0, R5F104AGDSP#X0
		G	R5F104AAGSP#V0, R5F104ACGSP#V0, R5F104ADGSP#V0, R5F104AEGSP#V0, R5F104AFGSP#V0, R5F104AGGSP#V0 R5F104AAGSP#X0, R5F104ACGSP#X0, R5F104ADGSP#X0, R5F104AEGSP#X0, R5F104AFGSP#X0, R5F104AGGSP#X0
32 pins	32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)	A	R5F104BAANA#U0, R5F104BCANA#U0, R5F104BDANA#U0, R5F104BEANA#U0, R5F104BFANA#U0, R5F104BGANA#U0 R5F104BAANA#W0, R5F104BCANA#W0, R5F104BDANA#W0, R5F104BEANA#W0, R5F104BFANA#W0, R5F104BGANA#W0
		D	R5F104BADNA#U0, R5F104BCDNA#U0, R5F104BDDNA#U0, R5F104BEDNA#U0, R5F104BFDNA#U0, R5F104BGDNA#U0 R5F104BADNA#W0, R5F104BCDNA#W0, R5F104BDDNA#W0, R5F104BEDNA#W0, R5F104BFDNA#W0, R5F104BGDNA#W0
		G	R5F104BAGNA#U0, R5F104BCGNA#U0, R5F104BDGNA#U0, R5F104BEGNA#U0, R5F104BFGNA#U0, R5F104BGGNA#U0 R5F104BAGNA#W0, R5F104BCGNA#W0, R5F104BDGNA#W0, R5F104BEGNA#W0, R5F104BFGNA#W0, R5F104BGGNA#W0
32 pins	32-pin plastic LQFP (7 × 7, 0.8 mm pitch)	A	R5F104BAAFP#V0, R5F104BCAFTP#V0, R5F104BDAFP#V0, R5F104BEAFTP#V0, R5F104BFAFP#V0, R5F104BGAFP#V0 R5F104BAAFP#X0, R5F104BCAFTP#X0, R5F104BDAFP#X0, R5F104BEAFTP#X0, R5F104BFAFP#X0, R5F104BGAFP#X0
		D	R5F104BADFP#V0, R5F104BCDFP#V0, R5F104BDDFP#V0, R5F104BEDFP#V0, R5F104BFDFP#V0, R5F104BGDFP#V0 R5F104BADFP#X0, R5F104BCDFP#X0, R5F104BDDFP#X0, R5F104BEDFP#X0, R5F104BFDFP#X0, R5F104BGDFP#X0
		G	R5F104BAGFP#V0, R5F104BCGFP#V0, R5F104BDGFP#V0, R5F104BEGFP#V0, R5F104BFGFP#V0, R5F104BGGFP#V0 R5F104BAGFP#X0, R5F104BCGFP#X0, R5F104BDGFP#X0, R5F104BEGFP#X0, R5F104BFGFP#X0, R5F104BGGFP#X0
36 pins	36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)	A	R5F104CAALA#U0, R5F104CCALA#U0, R5F104CDALA#U0, R5F104CEALA#U0, R5F104CFALA#U0, R5F104CGALA#U0 R5F104CAALA#W0, R5F104CCALA#W0, R5F104CDALA#W0, R5F104CEALA#W0, R5F104CFALA#W0, R5F104CGALA#W0
		G	R5F104CAGLA#U0, R5F104CCGLA#U0, R5F104CDGLA#U0, R5F104CEGLA#U0, R5F104CFGGLA#U0, R5F104CGGLA#U0 R5F104CAGLA#W0, R5F104CCGLA#W0, R5F104CDGLA#W0, R5F104CEGLA#W0, R5F104CFGGLA#W0, R5F104CGGLA#W0

Note For the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

(5/5)


Pin count	Package	Fields of Application Note	Ordering Part Number
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	A	R5F104MFAFB#V0, R5F104MGAFB#V0, R5F104MHAFB#V0, R5F104MJAFB#V0 R5F104MFAFB#X0, R5F104MGAFB#X0, R5F104MHAFB#X0, R5F104MJAFB#X0 R5F104MKAFB#30, R5F104MLAFB#30 R5F104MKAFB#50, R5F104MLAFB#50
		D	R5F104MFDFB#V0, R5F104MGDFB#V0, R5F104MHDFB#V0, R5F104MJDFB#V0 R5F104MFDFB#X0, R5F104MGDFB#X0, R5F104MHDFB#X0, R5F104MJDFB#X0
		G	R5F104MFGFB#V0, R5F104MGGFB#V0, R5F104MHGFB#V0, R5F104MJGFB#V0 R5F104MFGFB#X0, R5F104MGGFB#X0, R5F104MHGFB#X0, R5F104MJGFB#X0 R5F104MKGFB#30, R5F104MLGFB#30 R5F104MKGFB#50, R5F104MLGFB#50
	80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)	A	R5F104MFAFA#V0, R5F104MGAFA#V0, R5F104MHAFA#V0, R5F104MJAFA#V0 R5F104MFAFA#X0, R5F104MGAFA#X0, R5F104MHAFA#X0, R5F104MJAFA#X0 R5F104MKAFKA#30, R5F104MLAFKA#30 R5F104MKAFKA#50, R5F104MLAFKA#50
		D	R5F104MFDFA#V0, R5F104MGDFA#V0, R5F104MH DFA#V0, R5F104MJ DFA#V0 R5F104MFDFA#X0, R5F104MGDFA#X0, R5F104MH DFA#X0, R5F104MJ DFA#X0
		G	R5F104MFGFA#V0, R5F104MGGFA#V0, R5F104MHGFA#V0, R5F104MJGFA#V0 R5F104MFGFA#X0, R5F104MGGFA#X0, R5F104MHGFA#X0, R5F104MJGFA#X0 R5F104MKGFA#30, R5F104MLGFA#30 R5F104MKGFA#50, R5F104MLGFA#50
	100 pins	A	R5F104PFAFB#V0, R5F104PGAFB#V0, R5F104PHAFB#V0, R5F104PJAFB#V0 R5F104PFAFB#X0, R5F104PGAFB#X0, R5F104PHAFB#X0, R5F104PJAFB#X0 R5F104PKAFB#30, R5F104PLAFB#30 R5F104PKAFB#50, R5F104PLAFB#50
		D	R5F104PFDFB#V0, R5F104PGDFB#V0, R5F104PHDFB#V0, R5F104PJDFB#V0 R5F104PFDFB#X0, R5F104PGDFB#X0, R5F104PHDFB#X0, R5F104PJDFB#X0
		G	R5F104PFGFB#V0, R5F104PGGFB#V0, R5F104PHGFB#V0, R5F104PJGFB#V0 R5F104PFGFB#X0, R5F104PGGFB#X0, R5F104PHGFB#X0, R5F104PJGFB#X0 R5F104PKGFB#30, R5F104PLGFB#30 R5F104PKGFB#50, R5F104PLGFB#50
	100-pin plastic LQFP (14 × 20 mm, 0.65 mm pitch)	A	R5F104PFAFA#V0, R5F104PGAFA#V0, R5F104PHAFA#V0, R5F104PJAFA#V0 R5F104PFAFA#X0, R5F104PGAFA#X0, R5F104PHAFA#X0, R5F104PJAFA#X0 R5F104PKAFKA#30, R5F104PLAFKA#30 R5F104PKAFKA#50, R5F104PLAFKA#50
		D	R5F104PFDFA#V0, R5F104PGDFA#V0, R5F104PHDFA#V0, R5F104PJ DFA#V0 R5F104PFDFA#X0, R5F104PGDFA#X0, R5F104PHDFA#X0, R5F104PJ DFA#X0
		G	R5F104PFGFA#V0, R5F104PGGFA#V0, R5F104PHGFA#V0, R5F104PJGFA#V0 R5F104PFGFA#X0, R5F104PGGFA#X0, R5F104PHGFA#X0, R5F104PJGFA#X0 R5F104PKGFA#30, R5F104PLGFA#30 R5F104PKGFA#50, R5F104PLGFA#50

NoteFor the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.**Caution**

The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.2 32-pin products

- 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see [1.4 Pin Identification](#).

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

Remark 3. It is recommended to connect an exposed die pad to Vss.

- 64-pin plastic FLGA (5×5 mm, 0.5 mm pitch)



	A	B	C	D	E	F	G	H
8	EV _{DD0}	EV _{SS0}	P121/X1	P122/X2/ EXCLK	P137/INTP0	P123/XT1	P124/XT2/ EXCLKS	P120/ANI19/ VCOUT0 Note 1
7	P60/SCLA0	V _{DD}	V _{SS}	REGC	RESET	P01/T000/ TRGCLKB/ TRJIO0	P00/TI00/ TRGCLKA/ (TRJIO0)	P140/ PCLBUZ0/ INTP6
6	P61/SDAA0	P62/SSI00	P63	P40/TOOL0	P41/(TRJIO0)	P43/(INTP9)	P02/ANI17/ SO10/TxD1	P141/ PCLBUZ1/ INTP7
5	P77/KR7/ INTP11/(TXD2)	P31/TI03/ TO03/INTP4/ (PCLBUZ0)/ (TRJIO0)	P53/(INTP2)	P42/(INTP8)	P03/ANI16/ SI10/RxD1/ SDA10	P04/SCK10/ SCL10	P130	P20/ANI0/ AVREFP
4	P75/KR5/ INTP9/ SCK01/ SCL01	P76/KR6/ INTP10/ (RxD2)	P52/(INTP1)	P54/(INTP3)	P16/TI01/ TO01/INTP5/ TRDIOC0/ IVREF0 Note 1/ (SI00)/(RxD0)	P21/ANI1/ AVREFM	P22/ANI2/ ANO0 Note 1	P23/ANI3/ ANO1 Note 1
3	P70/KR0/ SCK21/ SCL21	P73/KR3/ SO01	P74/KR4/ INTP8/SI01/ SDA01	P17/TI02/TO02/ TRDIOAO/ TRDCLK/ IVCMP0 Note 1/ (SO00)/(TXD0)	P15/SCK20/ SCL20/ TRDIOB0/ (SDAA0)	P12/SO11/ TRDIOB1/ IVREF1 Note 1/ (INTP5)/ (TxDO_1) Note 2	P24/ANI4	P26/ANI6
2	P30/INTP3/ RTC1HZ/ SCK00/ SCL00/TRJIO0	P72/KR2/ SO21	P71/KR1/ SI21/SDA21	P06/(INTP11)/ (TRJIO0)	P14/RxD2/ SI20/SDA20/ TRDIOD0/ (SCLA0)	P11/SI11/ SDA11/ TRDIOC1/ (RxDO_1) Note 2	P25/ANI5	P27/ANI7
1	P05/(INTP10)	P50/INTP1/ SI00/RxD0/ TOOLRXD/ SDA00/ TRGIOA/ (TRJIO0)	P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB	P55/ (PCLBUZ1)/ (SCK00)/ (INTP4)	P13/TxD2/ SO20/ TRDIOA1/ IVCMP1 Note 1	P10/SCK11/ SCL11/ TRDIOD1	P146	P147/ANI18/ VCOUT1 Note 1

Note 1. Mounted on the 96 KB or more code flash memory products.

Note 2. Mounted on the 384 KB or more code flash memory products.

Caution 1. Make EV_{SS0} pin the same potential as V_{SS} pin.

Caution 2. Make V_{DD} pin the potential that is higher than EV_{DD0} pin.


Caution 3. Connect the REGC pin to V_{SS} pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see **1.4 Pin Identification**.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins and connect the V_{SS} and EV_{SS0} pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.5.5 44-pin products



Note Mounted on the 96 KB or more code flash memory products.

(2/2)

Item	30-pin	32-pin	36-pin	40-pin				
	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)				
Clock output/buzzer output	2	2	2	2				
[30-pin, 32-pin, 36-pin products]								
• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f _{MAIN} = 20 MHz operation)								
[40-pin products]								
• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f _{MAIN} = 20 MHz operation)								
• 256 Hz, 512 Hz, 1,024 kHz, 2,048 kHz, 4,096 kHz, 8,192 kHz, 16,384 kHz, 32,768 kHz (Subsystem clock: f _{SUB} = 32.768 kHz operation)								
8/10-bit resolution A/D converter	8 channels	8 channels	8 channels	9 channels				
Serial interface	[30-pin, 32-pin products]							
• CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 1 channel								
• CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel								
• CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel								
[36-pin, 40-pin products]								
• CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 1 channel								
• CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel								
• CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels								
I ² C bus	1 channel	1 channel	1 channel	1 channel				
Data transfer controller (DTC)	28 sources							
Event link controller (ELC)	Event input: 19 Event trigger output: 7							
Event input: 20 Event trigger output: 7								
Vectorized interrupt sources	Internal	24	24	24	24			
	External	6	6	6	7			
Key interrupt	—	—	—	—	4			
Reset	<ul style="list-style-type: none"> • Reset by RESET pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution <small>Note</small> • Internal reset by RAM parity error • Internal reset by illegal-memory access 							
Power-on-reset circuit	<ul style="list-style-type: none"> • Power-on-reset: 1.51 ±0.04 V (T_A = -40 to +85°C) 1.51 ±0.06 V (T_A = -40 to +105°C) • Power-down-reset: 1.50 ±0.04 V (T_A = -40 to +85°C) 1.50 ±0.06 V (T_A = -40 to +105°C) 							
Voltage detector	1.63 V to 4.06 V (14 stages)							
On-chip debug function	Provided							
Power supply voltage	V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)							
Operating ambient temperature	T _A = -40 to +85°C (A: Consumer applications, D: Industrial applications), T _A = -40 to +105°C (G: Industrial applications)							

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

Note


The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xL (x = G, L, M, P): Start address F3F00H


For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.



CSI mode serial transfer timing (during communication at same potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (during communication at same potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)**Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

Simplified I²C mode connection diagram (during communication at different potential)**Simplified I²C mode serial transfer timing (during communication at different potential)**

Remark 1. $R_b[\Omega]$: Communication line (SDAr, SCLR) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLR) load capacitance, $V_b[V]$: Communication line voltage

Remark 2. r: IIC number ($r = 00, 01, 10, 11, 20, 30, 31$), g: PIM, POM number ($g = 0, 1, 3$ to $5, 14$)

Remark 3. f_{MCK} : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number ($m = 0, 1$), n: Channel number ($n = 0, 2$), mn = 00, 01, 02, 10, 12, 13)

2.5.2 Serial interface IICA

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V ≤ EV_{D0} = EV_{D1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{S0} = EV_{S1} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f _{SCL}	Standard mode: f _{CLK} ≥ 1 MHz	2.7 V ≤ EV _{D0} ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.8 V ≤ EV _{D0} ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.7 V ≤ EV _{D0} ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.6 V ≤ EV _{D0} ≤ 5.5 V	—		0	100	0	100	kHz
Setup time of restart condition	t _{SU: STA}	2.7 V ≤ EV _{D0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.8 V ≤ EV _{D0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.7 V ≤ EV _{D0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.6 V ≤ EV _{D0} ≤ 5.5 V		—		4.7	4.7		μs	
Hold time Note 1	t _{HD: STA}	2.7 V ≤ EV _{D0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.8 V ≤ EV _{D0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.7 V ≤ EV _{D0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.6 V ≤ EV _{D0} ≤ 5.5 V		—		4.0	4.0		μs	
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V ≤ EV _{D0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.8 V ≤ EV _{D0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.7 V ≤ EV _{D0} ≤ 5.5 V		4.7	4.7		4.7		μs	
		1.6 V ≤ EV _{D0} ≤ 5.5 V		—		4.7	4.7		μs	
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V ≤ EV _{D0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.8 V ≤ EV _{D0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.7 V ≤ EV _{D0} ≤ 5.5 V		4.0	4.0		4.0		μs	
		1.6 V ≤ EV _{D0} ≤ 5.5 V		—		4.0	4.0		μs	

(Notes, Caution, and Remark are listed on the next page.)

2.6.6 LVD circuit characteristics

(1) Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Voltage detection threshold	Supply voltage level	VLVD0	Rising edge	3.98	4.06	4.14	V	
			Falling edge	3.90	3.98	4.06	V	
		VLVD1	Rising edge	3.68	3.75	3.82	V	
			Falling edge	3.60	3.67	3.74	V	
		VLVD2	Rising edge	3.07	3.13	3.19	V	
			Falling edge	3.00	3.06	3.12	V	
		VLVD3	Rising edge	2.96	3.02	3.08	V	
			Falling edge	2.90	2.96	3.02	V	
		VLVD4	Rising edge	2.86	2.92	2.97	V	
			Falling edge	2.80	2.86	2.91	V	
		VLVD5	Rising edge	2.76	2.81	2.87	V	
			Falling edge	2.70	2.75	2.81	V	
		VLVD6	Rising edge	2.66	2.71	2.76	V	
			Falling edge	2.60	2.65	2.70	V	
		VLVD7	Rising edge	2.56	2.61	2.66	V	
			Falling edge	2.50	2.55	2.60	V	
		VLVD8	Rising edge	2.45	2.50	2.55	V	
			Falling edge	2.40	2.45	2.50	V	
		VLVD9	Rising edge	2.05	2.09	2.13	V	
			Falling edge	2.00	2.04	2.08	V	
		VLVD10	Rising edge	1.94	1.98	2.02	V	
			Falling edge	1.90	1.94	1.98	V	
		VLVD11	Rising edge	1.84	1.88	1.91	V	
			Falling edge	1.80	1.84	1.87	V	
		VLVD12	Rising edge	1.74	1.77	1.81	V	
			Falling edge	1.70	1.73	1.77	V	
		VLVD13	Rising edge	1.64	1.67	1.70	V	
			Falling edge	1.60	1.63	1.66	V	
Minimum pulse width		tLW		300			μs	
Detection delay time						300	μs	

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

(3/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0.8 EV _{DD0}		EV _{DD0}	V
	V _{IH2}	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	2.2		EV _{DD0}	V
			TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	2.0		EV _{DD0}	V
			TTL input buffer 2.4 V ≤ EV _{DD0} < 3.3 V	1.5		EV _{DD0}	V
	V _{IH3}	P20 to P27, P150 to P156		0.7 V _{DD}		V _{DD}	V
	V _{IH4}	P60 to P63		0.7 EV _{DD0}		6.0	V
Input voltage, low	V _{IL1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		0.2 EV _{DD0}	V
	V _{IL2}	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	0		0.5	V
			TTL input buffer 2.4 V ≤ EV _{DD0} < 3.3 V	0		0.32	V
	V _{IL3}	P20 to P27, P150 to P156		0		0.3 V _{DD}	V
	V _{IL4}	P60 to P63		0		0.3 EV _{DD0}	V
	V _{IL5}	P121 to P124, P137, EXCLK, EXCLKS, RESET		0		0.2 V _{DD}	V

Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EV_{DD0}, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Note 1.** Total current flowing into V_{DD}, EV_{DD0}, and EV_{DD1}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, and EV_{DD1}, or V_{SS}, EV_{VSS0}, and EV_{VSS1}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3.** When high-speed system clock and subsystem clock are stopped.
- Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 32 MHz
2.4 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 16 MHz

Remark 1. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 2. f_{HOCO}: High-speed on-chip oscillator clock frequency (64 MHz max.)

Remark 3. f_H: High-speed on-chip oscillator clock frequency (32 MHz max.)

Remark 4. f_{SUB}: Subsystem clock frequency (XT1 clock oscillation frequency)

Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C

<R>

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(TA = -40 to +105°C, 2.4 V ≤ EV_{D0} = EV_{D1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{S0} = EV_{S1} = 0 V)


(2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Note 1	I _{DD2} Note 2	HALT mode HS (high-speed main) mode Note 7	f _{HOCO} = 64 MHz, f _{IH} = 32 MHz Note 4	V _{DD} = 5.0 V		0.93	5.16		mA
				V _{DD} = 3.0 V		0.93	5.16		
			f _{HOCO} = 32 MHz, f _{IH} = 32 MHz Note 4	V _{DD} = 5.0 V		0.5	4.47		
				V _{DD} = 3.0 V		0.5	4.47		
			f _{HOCO} = 48 MHz, f _{IH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.72	4.08		
				V _{DD} = 3.0 V		0.72	4.08		
			f _{HOCO} = 24 MHz, f _{IH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.42	3.51		
				V _{DD} = 3.0 V		0.42	3.51		
			f _{HOCO} = 16 MHz, f _{IH} = 16 MHz Note 4	V _{DD} = 5.0 V		0.39	2.38		
				V _{DD} = 3.0 V		0.39	2.38		
			HS (high-speed main) mode Note 7	f _{MX} = 20 MHz Note 3, V _{DD} = 5.0 V	Square wave input	0.31	2.83		mA
					Resonator connection	0.41	2.92		
				f _{MX} = 20 MHz Note 3, V _{DD} = 3.0 V	Square wave input	0.31	2.83		
					Resonator connection	0.41	2.92		
				f _{MX} = 10 MHz Note 3, V _{DD} = 5.0 V	Square wave input	0.21	1.46		
					Resonator connection	0.26	1.57		
			Subsystem clock operation	f _{SUB} = 32.768 kHz Note 5, TA = -40°C	Square wave input	0.31	0.76		μA
					Resonator connection	0.50	0.95		
				f _{SUB} = 32.768 kHz Note 5, TA = +25°C	Square wave input	0.38	0.76		
					Resonator connection	0.57	0.95		
				f _{SUB} = 32.768 kHz Note 5, TA = +50°C	Square wave input	0.47	3.59		
					Resonator connection	0.70	3.78		
			f _{SUB} = 32.768 kHz Note 5, TA = +70°C	f _{SUB} = 32.768 kHz Note 5, TA = +70°C	Square wave input	0.80	6.20		μA
					Resonator connection	1.00	6.39		
				f _{SUB} = 32.768 kHz Note 5, TA = +85°C	Square wave input	1.65	10.56		
					Resonator connection	1.84	10.75		
				f _{SUB} = 32.768 kHz Note 5, TA = +105°C	Square wave input	8.00	65.7		
					Resonator connection	8.00	65.7		
			I _{DD3} Note 6	STOP mode Note 8	TA = -40°C		0.19	0.63	μA
					TA = +25°C		0.30	0.63	
					TA = +50°C		0.41	3.47	
					TA = +70°C		0.80	6.08	
					TA = +85°C		1.53	10.44	
					TA = +105°C		6.50	67.14	

(Notes and Remarks are listed on the next page.)

3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

($T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate Note 1		$2.4 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$ Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		$f_{MCK}/12$ Note 2	bps
				2.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.


However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when $EV_{DD0} < V_{DD}$.
 $2.4 \text{ V} \leq EV_{DD0} < 2.7 \text{ V}$: MAX. 1.3 Mbps


Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:
HS (high-speed main) mode: 32 MHz ($2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$)
16 MHz ($2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number ($q = 0$ to 3), g: PIM and POM number ($g = 0, 1, 5, 14$)

Remark 2. f_{MCK} : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (simplified I²C mode)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
SCL _r clock frequency	f _{SCL}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ		400 Note 1	kHz
		2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ		100 Note 1	kHz
Hold time when SCL _r = "L"	t _{LOW}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	1200		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	4600		ns
Hold time when SCL _r = "H"	t _{HIGH}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	1200		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	4600		ns
Data setup time (reception)	t _{SU: DAT}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} + 220 Note 2		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1/f _{MCK} + 580 Note 2		ns
Data hold time (transmission)	t _{HD: DAT}	2.7 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	0	770	ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	0	1420	ns

Note 1. The value must also be equal to or less than f_{MCK}/4.**Note 2.** Set the f_{MCK} value to keep the hold time of SCL_r = "L" and SCL_r = "H".


Caution Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 30- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCL_r pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

R5F104GKAFB, R5F104GLAFB
R5F104GKGFB, R5F104GLGFB



R5F104MKAFB, R5F104MLAFB
R5F104MKGFB, R5F104MLGFB



R5F104PKAFB, R5F104PLAFB

R5F104PKGFB, R5F104PLGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LFQFP100-14x14-0.50	PLQP0100KB-A	100P6Q-A / FP-100U / FP-100UV	0.6g

NOTE:

1. DIMENSIONS **1" AND **2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION **3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeter		
	Min	Nom	Max
D	13.9	14.0	14.1
E	13.9	14.0	14.1
A ₂	—	1.4	—
H _D	15.8	16.0	16.2
H _E	15.8	16.0	16.2
A	—	—	1.7
A ₁	0.05	0.1	0.15
b _p	0.15	0.20	0.25
b ₁	—	0.18	—
C	0.09	0.145	0.20
C ₁	—	0.125	—
θ	0°	—	8°
[@]	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Z _D	—	1.0	—
Z _E	—	1.0	—
L	0.35	0.5	0.65
L ₁	—	1.0	—

REVISION HISTORY		RL78/G14 Datasheet	
Rev.	Date	Description	
		Page	
3.20	Jan 05, 2015	p.135, 137, 139, 141, 143, 145 p.197	Modification of specifications in 3.3.2 Supply current characteristics Modification of part number in 4.7 52-pin products
3.30	Aug 12, 2016	p.143, 145	Addition of maximum values in (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products of 3.3.2 Supply current characteristics

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.