



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fdafp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### ○ ROM, RAM capacities

Elash ROM	Data flach	PAM	RL78/G14				
T IdSIT KOW	Data liasii		30 pins	32 pins	36 pins	40 pins	
192 KB	8 KB	20 KB	—	—	—	R5F104EH	
128 KB	8 KB	16 KB	R5F104AG	R5F104BG	R5F104CG	R5F104EG	
96 KB	8 KB	12 KB	R5F104AF	R5F104BF	R5F104CF	R5F104EF	
64 KB	4 KB	5.5 KB Note	R5F104AE	R5F104BE	R5F104CE	R5F104EE	
48 KB	4 KB	5.5 KB Note	R5F104AD	R5F104BD	R5F104CD	R5F104ED	
32 KB	4 KB	4 KB	R5F104AC	R5F104BC	R5F104CC	R5F104EC	
16 KB	4 KB	2.5 KB	R5F104AA	R5F104BA	R5F104CA	R5F104EA	

Elash ROM	Data flach	PAM	RL78/G14						
T Idolf TOW	Data liasii		44 pins	RL78/G14           pins         48 pins         52 pins           -         R5F104GL         —           -         R5F104GK         —           04FJ         R5F104GJ         R5F104JJ           04FH         R5F104GH         R5F104JH           04FG         R5F104GG         R5F104JH           04FF         R5F104GF         R5F104JF           04FF         R5F104GF         R5F104JF           04FE         R5F104GE         R5F104JE	64 pins				
512 KB	8 KB	48 KB Note		R5F104GL	—	R5F104LL			
384 KB	8 KB	32 KB	_	R5F104GK	—	R5F104LK			
256 KB	8 KB	24 KB Note	R5F104FJ	R5F104GJ	R5F104JJ	R5F104LJ			
192 KB	8 KB	20 KB	R5F104FH	R5F104GH	R5F104JH	R5F104LH			
128 KB	8 KB	16 KB	R5F104FG	R5F104GG	R5F104JG	R5F104LG			
96 KB	8 KB	12 KB	R5F104FF	R5F104GF	R5F104JF	R5F104LF			
64 KB	4 KB	5.5 KB Note	R5F104FE	R5F104GE	R5F104JE	R5F104LE			
48 KB	4 KB	5.5 KB Note	R5F104FD	R5F104GD	R5F104JD	R5F104LD			
32 KB	4 KB	4 KB	R5F104FC	R5F104GC	R5F104JC	R5F104LC			
16 KB	4 KB	2.5 KB	R5F104FA	R5F104GA	_				

Elach DOM	Data flash RAM		RL78/G14				
T IdSIT KOW	Data hash		80 pins	100 pins			
512 KB	8 KB	48 KB Note	R5F104ML	R5F104PL			
384 KB	8 KB	32 KB	R5F104MK	R5F104PK			
256 KB	8 KB	24 KB Note	R5F104MJ	R5F104PJ			
192 KB	8 KB	20 KB	R5F104MH	R5F104PH			
128 KB	8 KB	16 KB	R5F104MG	R5F104PG			
96 KB	8 KB	12 KB	R5F104MF	R5F104PF			

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H

R5F104xE (x = A to C, E to G, J, L): Start address FE900H

R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).



### **1.6** Outline of Functions

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 16 KB to 64 KB)]

## Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

					(1/2)				
		30-pin	32-pin	36-pin	40-pin				
	Item	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)				
Code flash memo	ry (KB)	16 to 64	16 to 64	16 to 64	16 to 64				
Data flash memor	у (КВ)	4	4	4	4				
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note				
Address space		1 MB							
Main system clock	High-speed system clock High-speed on-chip oscillator clock (fiH)	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V) HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V),							
		LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V),							
Subsystem clock		LV (low-voltage main) mode:       1 to 4 MHz (VDD = 1.6 to 5.5 V)         —       XT1 (crystal) oscillation         external subsystem       clock input (EXCLKS)         32.768 kHz							
Low-speed on-chi	p oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V							
General-purpose	register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)							
Minimum instructi	on execution time	0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)							
		0.05 µs (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)							
		— 30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)							
Instruction set		<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits)</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>							
I/O port	Total	26	28	32	36				
	CMOS I/O	21	22	26	28				
	CMOS input	3	3	3	5				
	CMOS output	—	_	—	—				
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3				
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)							
	Watchdog timer	1 channel							
	Real-time clock (RTC)	1 channel							
	12-bit interval timer	1 channel							
	Timer output	Timer outputs: 13 channels PWM outputs: 9 channels							
	RTC output		_		1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)				

(Note is listed on the next page.)



The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.
R5F104xD (x = A to C, E to G, J, L): Start address FE900H
R5F104xE (x = A to C, E to G, J, L): Start address FE900H
For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
(R20UT2944).



Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



[80-pin, 100-pin products (code flash memory 96 KB to 256 KB)]
 Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

			(1/2)			
		80-pin	100-pin			
	Item	R5F104Mx	R5F104Px			
		(x = F to H, J)	(x = F  to  H, J)			
Code flash men	nory (KB)	96 to 256	96 to 256			
Data flash mem	ory (KB)	8	8			
RAM (KB)		12 to 24 Note	12 to 24 Note			
Address space		1 MB				
Main system	High-speed system	X1 (crystal/ceramic) oscillation, external main	system clock input (EXCLK)			
clock	clock	HS (high-speed main) mode: 1 to 20 MHz (Vi	a = 2.7 to 5.5 V),			
		HS (high-speed main) mode: 1 to 16 MHz (Vi	DD = 2.4 to 5.5 V),			
		LS (low-speed main) mode: 1 to 8 MHz (Vol	o = 1.8 to 5.5 V),			
		LV (low-voltage main) mode: 1 to 4 MHz (Vol	o = 1.6 to 5.5 V)			
	High-speed on-chip	HS (high-speed main) mode: 1 to 32 MHz (Vi	ac = 2.7 to 5.5 V),			
	oscillator clock (fiH)	HS (high-speed main) mode: 1 to 16 MHz (Vi	op = 2.4 to 5.5 V),			
		LS (low-speed main) mode: 1 to 8 MHz (Vol	o = 1.8 to 5.5 V),			
		LV (low-voltage main) mode: 1 to 4 MHz (Vol	o = 1.6 to 5.5 V)			
Subsystem cloc	k	XT1 (crystal) oscillation, external subsystem c	lock input (EXCLKS) 32.768 kHz			
Low-speed on-c	hip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V				
General-purpos	e register	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)				
Minimum instrue	ction execution time	0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)				
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)				
		30.5 μs (Subsystem clock: fsub = 32.768 kHz operation)				
Instruction set		Data transfer (8/16 bits)				
		Adder and subtractor/logical operation (8/16 bits)				
		• Multiplication (8 bits $\times$ 8 bits, 16 bits $\times$ 16 bits), Division (16 bits $\div$ 16 bits, 32 bits $\div$ 32 bits)				
		• Multiplication and Accumulation (16 bits $\times$ 16 bits + 32 bits)				
		• Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.				
I/O port	Total	74	92			
	CMOS I/O	64	82			
	CMOS input	5	5			
	CMOS output	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4			
Timer	16-bit timer	12 channels				
		(TAU: 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)				
	Watchdog timer	1 channel				
	Real-time clock (RTC)	1 channel				
	12-bit interval timer	1 channel				
	Timer output	Timer outputs: 18 channels				
		PWM outputs: 12 channels				
	RTC output	1				
		• 1 Hz (subsystem clock: fsuB = 32.768 kHz)				

Note

In the case of the 24 KB, this is about 23 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

(2)2	١
(2/2	)

		80-pin	100-pin				
It	tem	R5F104Mx	R5F104Px				
		(x = K, L)	(x = K, L)				
Clock output/buzz	er output	2	2				
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.	• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz				
		(Main system clock: fmain = 20 MHz operation)					
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz					
		(Subsystem clock: fs∪B = 32.768 kHz opera	tion)				
8/10-bit resolution	A/D converter	17 channels	20 channels				
D/A converter		2 channels	2 channels				
Comparator		2 channels	2 channels				
Serial interface		[80-pin, 100-pin products]					
		CSI: 2 channels/UART (UART supporting L	IN-bus): 1 channel/simplified I <sup>2</sup> C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified	I <sup>2</sup> C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified	I <sup>2</sup> C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified	I <sup>2</sup> C: 2 channels				
	I <sup>2</sup> C bus	2 channels	2 channels				
Data transfer cont	troller (DTC)	39 sources	39 sources				
Event link controll	er (ELC)	Event input: 26					
		Event trigger output: 9					
Vectored inter-	Internal	32	32				
rupt sources	External	13	13				
Key interrupt		8	8				
Reset		Reset by RESET pin					
		Internal reset by watchdog timer					
		<ul> <li>Internal reset by power-on-reset</li> </ul>					
		<ul> <li>Internal reset by voltage detector</li> </ul>					
		Internal reset by illegal instruction execution	Internal reset by illegal instruction execution Note				
		<ul> <li>Internal reset by RAM parity error</li> </ul>	Internal reset by RAM parity error				
		Internal reset by illegal-memory access					
Power-on-reset ci	rcuit	• Power-on-reset: 1.51 ±0.04 V (TA = -40	to +85°C)				
		1.51 ±0.06 V (TA = -40	to +105°C)				
		• Power-down-reset: $1.50 \pm 0.04 \text{ V}$ (1A = -40	1 to +85°C)				
		1.50 ±0.06 V (TA = -40	(0+105 C)				
Voltage detector		1.63 V to 4.06 V (14 stages)					
On-chip debug fu	nction	Provided					
Power supply volt	age	VDD = 1.6 to 5.5 V (TA = -40 to +85°C)					
		VDD = 2.4 to 5.5 V (TA = -40 to +105°C)					
Operating ambier	it temperature	$T_A = -40$ to +85°C (A: Consumer applications	, D: Industrial applications),				
		TA = -40 to +105°C (G: Industrial applications	)				

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or onchip debug emulator.



Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)



Supply voltage VDD [V]



#### RL78/G14

## (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol	Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксү1	tксү1 ≥ 2/fc∟к	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	200		1150		1150		ns
			$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ C_{b} = 20 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$	300		1150		1150		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq EV_{DDO} \\ 2.7 \ V \leq V_b \leq 4 \\ C_b = 20 \ pF, \ R_b \end{array}$	o ≤ 5.5 V, .0 V, = 1.4 kΩ	tkcy1/2 - 50		tkcy1/2 - 50		tkcy1/2 - 50		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		tксү1/2 - 120		tксү1/2 - 120		tксү1/2 - 120		ns
SCKp low-level width	tĸ∟ı			tксү1/2 - 7		tксү1/2 - 50		tkcy1/2 - 50		ns
				tксү1/2 - 10		tkcy1/2 - 50		tkcy1/2 - 50		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsiк1			58		479		479		ns
				121		479		479		ns
SIp hold time (from SCKp↑) <sup>Note 1</sup>	tĸsı1	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		10		10		10		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		10		10		10		ns
Delay time from SCKp↓ to SOp out- put <sup>Note 1</sup>	tkso1	$\begin{array}{l} 4.0 \ V \leq EV_{DD}\\ 2.7 \ V \leq V_{b} \leq V\\ C_{b} = 20 \ pF, \ R_{b} \end{array}$	0 ≤ 5.5 V, 4.0 V, = 1.4 kΩ		60		60		60	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} = 20 \ pF, \ R_{b} \end{array}$	< 4.0 V, 2.7 V, = 2.7 kΩ		130		130		130	ns

(TA = -40 to +85°C, 2.7 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(Notes, Caution, and Remarks are listed on the next page.)



#### (3) I<sup>2</sup>C fast mode plus

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions		ymbol Conditions HS (f		HS (hig main)	h-speed mode	LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN. MAX.		MIN.	MIN. MAX.			
SCLA0 clock frequency	fsc∟	$ \begin{array}{ c c c } \mbox{Fast mode plus:} \\ \mbox{fcL} \kappa \geq 10 \mbox{ MHz} \end{array} & 2.7 \mbox{ V} \leq EV_{DD0} \leq 5.5 \mbox{ V} \\ \end{array} $		0	1000	_		—		kHz		
Setup time of restart condi- tion	tsu: sta	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		0.26		_		-		μs		
Hold time Note 1	thd: STA	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		0.26		—		—		μs		
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{DD0} \leq 5$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			_		—		μs		
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	0.26		—		_		μs		
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	50		-				ns		
Data hold time (transmission) Note 2	thd: dat	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		0	0.45	-	_	-	-	μs
Setup time of stop condition	tsu: sto	$2.7~V \leq EV_{DD0} \leq 5$	$2.7~V \leq EV_{DD0} \leq 5.5~V$			—		—		μs		
Bus-free time	<b>t</b> BUF	$2.7~V \leq EV_{DD0} \leq 5.5~V$		0.5		-	_	_	_	μs		

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the DEDAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- Note 3. The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows. Fast mode plus: Cb = 120 pF, Rb = 1.1 k $\Omega$

#### **IICA serial transfer timing**



Remark n = 0, 1



## (2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AVREFP} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AVREFP}, \text{Reference voltage (-)} = \text{AVREFM} = 0 \text{ V} )$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±5.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.125		39	μs
		Target ANI pin: ANI16 to ANI20	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	μs
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±0.35	%FSR
			$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±0.60	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±3.5	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V$ Note 5			±6.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution $EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±2.0	LSB
			$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$ Note 5			±2.5	LSB
Analog input voltage	VAIN	ANI16 to ANI20		0		AVREFP and EVDD0	V

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

**Note 3.** When  $EVDD0 \le AVREFP \le VDD$ , the MAX. values are as follows.

 Overall error:
 Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

 Integral linearity error/ Differential linearity error:
 Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

 Note 4.
 When AVREFP < EVDD0 ≤ VDD, the MAX. values are as follows.</td>

 Overall error:
 Add ±4.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.20%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

**Note 5.** When the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).



# 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

This chapter describes the following electrical specifications. Target products G: Industrial applications  $T_A = -40$  to  $+105^{\circ}C$ R5F104xxGxx

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.
- Caution 4. Please contact Renesas Electronics sales office for derating of operation under TA = +85 to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.
- Remark When RL78/G14 is used in the range of T<sub>A</sub> = -40 to +85°C, see 2. ELECTRICAL SPECIFICATIONS (T<sub>A</sub> = -40 to +85°C).



### 3.3 DC Characteristics

#### 3.3.1 Pin characteristics

#### $(Ta = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EVDD0 = EVDD1 \le VDD \le 5.5 \text{ V}, \text{ Vss} = EVss0 = EVss1 = 0 \text{ V})$

Items	Symbol	Conditions			TYP.	MAX.	Unit
Output current, high Note 1	Іон1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$			-3.0 Note 2	mA
		Total of P00 to P04, P40 to P47, P102, P120, P130, P140 to P145 (When duty ≤ 70% <sup>Note 3</sup> )	$4.0~V \le EV_{DD0} \le 5.5~V$			-30.0	mA
Іон2			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			-10.0	mA
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			-5.0	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147 (When duty ≤ 70% <sup>Note 3</sup> )	$4.0~V \le EV_{DD0} \le 5.5~V$			-30.0	mA
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			-19.0	mA
			2.4 V ≤ EVDD0 < 2.7 V			-10.0	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )	$2.4 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$			-60.0	mA
	Іон2	Per pin for P20 to P27, P150 to P156	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			-0.1 Note 2	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

Note 2. Do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IOH = -10.0 mA Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



#### Parameter Symbo Conditions MIN. TYP. MAX. fносо = 64 MHz, $V_{DD} = 5.0 V$ 2.6 Supply DD1 Operat-HS (high-speed main) Basic current ing mode mode Note 5 fill = 32 MHz Note 3 operation VDD = 3.0 V 2.6 Note 1 fносо = 32 MHz. Basic VDD = 5.0 V 2.3 fiH = 32 MHz Note 3 operation VDD = 3.0 V 2.3 fносо = 64 MHz, VDD = 5.0 V HS (high-speed main) Normal 5.4 10.9 mode Note 5 fiH = 32 MHz Note 3 operation $V_{DD} = 3.0 V$ 54 10.9 VDD = 5.0 V 10.3 fносо = 32 MHz. Normal 5.0 fin = 32 MHz Note 3 operation VDD = 3.0 V 10.3 5.0 VDD = 5.0 V fHOCO = 48 MHz. 42 82 Normal fiH = 24 MHz Note 3 operation VDD = 3.0 V 4.2 8.2 fносо = 24 MHz, Normal VDD = 5.0 V 4.0 7.8 fill = 24 MHz Note 3 operation VDD = 3.0 V 40 78 fносо = 16 MHz, Normal VDD = 5.0 V 3.0 5.6 fin = 16 MHz Note 3 operation VDD = 3.0 V 3.0 5.6 HS (high-speed main) 3.4 f<sub>MX</sub> = 20 MHz Note 2 Normal Square wave input 6.6 mode Note 5 VDD = 5.0 V operation Resonator connection 3.6 6.7 f<sub>MX</sub> = 20 MHz Note 2, Normal Square wave input 34 6.6 operation $V_{DD} = 3.0 V$ Resonator connection 3.6 6.7 fmx = 10 MHz Note 2, 2.1 3.9 Normal Square wave input VDD = 5.0 V operation Resonator connection 22 4.0 f<sub>MX</sub> = 10 MHz Note 2. Normal Square wave input 2.1 3.9 VDD = 3.0 V operation Resonator connection 2.2 4.0 fsub = 32.768 kHz Note 4 49 71 Subsystem clock Normal Square wave input operation operation $T_A = -40^{\circ}C$ Resonator connection 4.9 7.1 fsub = 32.768 kHz Note 4 Normal Square wave input 4.9 7.1 $T_A = +25^{\circ}C$ operation 4.9 7.1 Resonator connection Normal 5.1 8.8 fsub = 32.768 kHz Note 4 Square wave input $T_A = +50^{\circ}C$ operation 8.8 Resonator connection 5.1 10.5 fsub = 32.768 kHz Note 4 Square wave input 5.5 Normal TA = +70°C operation Resonator connection 5.5 10.5 fsub = 32.768 kHz Note 4 Normal 6.5 14.5 Square wave input TA = +85°C operation 6.5 14.5 Resonator connection

fsub = 32.768 kHz Note 4

 $T_{A} = +105^{\circ}C$ 

Normal

operation

Square wave input

Resonator connection

#### (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(Notes and Remarks are listed on the next page.)

Unit

mΑ

mΑ

mΑ

μΑ

13.0

13.0

58.0

58.0

#### RL78/G14

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- **Note 2.** When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.

Note 5.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.<br/>HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @1 \text{ MHz}$  to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 16 MHz

Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)



Supply voltage VDD [V]



#### (4) During communication at same potential (simplified I<sup>2</sup>C mode)

|--|

Parameter	Symbol	Conditions	HS (high-speed	HS (high-speed main) mode	
			MIN.	MAX.	
SCLr clock frequency	fscL	$\begin{array}{l} 2.7 \ \text{V} \leq EV_{\text{DD0}} \leq 5.5 \ \text{V}, \\ C_{b} = 50 \ \text{pF}, \ R_{b} = 2.7 \ \text{k}\Omega \end{array}$		400 Note 1	kHz
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 3 \ k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	1200		ns
		$\begin{array}{l} 2.4V \leq EV_{DD0} \leq 5.5 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 3 \; k\Omega \end{array}$	4600		ns
Hold time when SCLr = "H"	tнigн	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ C_b = 50 \ \text{pF}, \ \text{R}_b = 2.7 \ \text{k}\Omega \end{array}$	1200		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ C_{b} \texttt{=} 100 \ pF, \ R_{b} \texttt{=} 3 \ k\Omega \end{array}$	4600		ns
Data setup time (reception)	tsu: dat	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ C_b = 50 \ \text{pF}, \ \text{R}_b = 2.7 \ \text{k}\Omega \end{array}$	1/f <sub>MCK</sub> + 220 Note 2		ns
		$\label{eq:linear} \begin{split} 2.4 V &\leq E V_{DD0} \leq 5.5 \; V, \\ C_{b} &= 100 \; pF, \; R_{b} = 3 \; k \Omega \end{split}$	1/f <sub>MCK</sub> + 580 Note 2		ns
Data hold time (transmission)	thd: dat	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	0	770	ns
		$\begin{array}{l} 2.4 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 100 \ \text{pF}, \ \text{R}_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	0	1420	ns

**Note 1.** The value must also be equal to or less than fMCK/4.

**Note 2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(**Remarks** are listed on the next page.)



#### (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions		HS (high-speed main) mode		Unit
				MIN.	MIN. MAX.	
Transfer rate		transmission	$\begin{array}{l} 4.0 \ V \leq E V_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array} \end{array} \label{eq:VD0}$		Note 1	bps
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 1.4 k $\Omega$ , $V_b$ = 2.7 V		2.6 Note 2	Mbps
			$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$		Note 3	bps
				Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 2.7 k\Omega, $V_b$ = 2.3 V		1.2 Note 4
			$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$		Note 5	bps
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 5.5 k $\Omega$ , $V_b$ = 1.6 V		0.43 Note 6	Mbps

**Note 1.** The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V  $\leq$  EVDD0  $\leq$  5.5 V and 2.7 V  $\leq$  Vb  $\leq$  4.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
Baud rate error (theoretical value) = 
$$\frac{\frac{1}{Transfer rate \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{Transfer rate}) \times Number of transferred bits}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

- Note 2.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **Note 3.** The smaller maximum transfer rate derived by using fMck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  EVDD0 < 4.0 V and 2.3 V  $\leq$  Vb  $\leq$  2.7 V

Maximum transfer rate = -

$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$

1

al value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times 100 [\%]}$$

Baud rate error (theoretical value) =

\* This value is the theoretical value of the relative difference between the transmission and reception sides

Note 4.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

RENESAS

#### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage
- Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 30, 31), g: PIM, POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 01, 02, 10, 12, 13)



#### 4.6 48-pin products

R5F104GAAFB, R5F104GCAFB, R5F104GDAFB, R5F104GEAFB, R5F104GFAFB, R5F104GGAFB, R5F104GHAFB, R5F104GJAFB

R5F104GADFB, R5F104GCDFB, R5F104GDDFB, R5F104GEDFB, R5F104GFDFB, R5F104GGDFB, R5F104GHDFB, R5F104GJDFB

R5F104GAGFB, R5F104GCGFB, R5F104GDGFB, R5F104GEGFB, R5F104GFGFB, R5F104GGGFB, R5F104GHGFB, R5F104GJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16



#### NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.



ZE

0.75

R5F104GAANA, R5F104GCANA, R5F104GDANA, R5F104GEANA, R5F104GFANA, R5F104GGANA, R5F104GHANA, R5F104GJANA

R5F104GADNA, R5F104GCDNA, R5F104GDDNA, R5F104GEDNA, R5F104GFDNA, R5F104GGDNA, R5F104GJDNA, R5F104GJDNA

R5F104GAGNA, R5F104GCGNA, R5F104GDGNA, R5F104GEGNA, R5F104GFGNA, R5F104GGGNA,

R5F104GHGNA, R5F104GJGNA

R5F104GKANA, R5F104GLANA

R5F104GKGNA, R5F104GLGNA



©2012 Renesas Electronics Corporation. All rights reserved.

