



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 31  |
| Program Memory Size        | 48KB (48K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 5.5K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 10x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-LQFP   |
| Supplier Device Package    | 44-LQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fddfp-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fddfp-50</a> |

### 1.3.7 52-pin products

- 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)




**Note 1.** Mounted on the 96 KB or more code flash memory products.

**Caution** Connect the REGC pin to V<sub>SS</sub> pin via a capacitor (0.47 to 1 μF).

**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

- 64-pin plastic FLGA (5 × 5 mm, 0.5 mm pitch)



|   | A   | B   | C  | D  | E   | F  | G                                 | H                            |   |
|---|---|---|--|--|---|--|-----------------------------------|------------------------------|---|
| 8 | EVDD0   | EVSS0   | P121/X1  | P122/X2/<br>EXCLK  | P137/INTP0  | P123/XT1   | P124/XT2/<br>EXCLKS               | P120/ANI19/<br>VCOUT0 Note 1 | 8 |
| 7 | P60/SCLA0                                       | VDD   | VSS  | REGC   | RESET   | P01/TO00/<br>TRGCLKB/<br>TRJIO0  | P00/TIO0/<br>TRGCLKA/<br>(TRJIO0) | P140/<br>PCLBUZ0/<br>INTP6   | 7 |
| 6 | P61/SDAA0                                       | P62/SSI00   | P63  | P40/TOOL0  | P41/(TRJIO0)  | P43/(INTP9)  | P02/ANI17/<br>SO10/TxD1           | P141/<br>PCLBUZ1/<br>INTP7   | 6 |
| 5 | P77/KR7/<br>INTP11/(TXD2)                       | P31/TIO3/<br>TO03/INTP4/<br>(PCLBUZ0)/<br>(TRJIO0)                    | P53/(INTP2)                                    | P42/(INTP8)  | P03/ANI16/<br>SI10/RxD1/<br>SDA10                                       | P04/SCK10/<br>SCL10  | P130                              | P20/ANI0/<br>AVREFP          | 5 |
| 4 | P75/KR5/<br>INTP9/<br>SCK01/<br>SCL01           | P76/KR6/<br>INTP10/<br>(RxD2)   | P52/(INTP1)                                    | P54/(INTP3)  | P16/TIO1/<br>TO01/INTP5/<br>TRDI0C0/<br>IVREF0 Note 1/<br>(SI00)/(RxD0) | P21/ANI1/<br>AVREFM  | P22/ANI2/<br>ANO0 Note 1          | P23/ANI3/<br>ANO1 Note 1     | 4 |
| 3 | P70/KR0/<br>SCK21/<br>SCL21                     | P73/KR3/<br>SO01  | P74/KR4/<br>INTP8/SI01/<br>SDA01               | P17/TIO2/TO02/<br>TRDIOA0/<br>TRDCLK/<br>IVCMP0 Note 1/<br>(SO00)/(TXD0) | P15/SCK20/<br>SCL20/<br>TRDIOB0/<br>(SDAA0)                             | P12/SO11/<br>TRDIOB1/<br>IVREF1 Note 1/<br>(INTP5)/<br>(TxD0_1) Note 2 | P24/ANI4                          | P26/ANI6                     | 3 |
| 2 | P30/INTP3/<br>RTC1HZ/<br>SCK00/<br>SCL00/TRJIO0 | P72/KR2/<br>SO21  | P71/KR1/<br>SI21/SDA21                         | P06/(INTP11)/<br>(TRJIO0)  | P14/RxD2/<br>SI20/SDA20/<br>TRDIOD0/<br>(SCLA0)                         | P11/SI11/<br>SDA11/<br>TRDI0C1/<br>(RxD0_1) Note 2                     | P25/ANI5                          | P27/ANI7                     | 2 |
| 1 | P05/(INTP10)                                    | P50/INTP1/<br>SI00/RxD0/<br>TOOLRxD/<br>SDA00/<br>TRGIOA/<br>(TRJIO0) | P51/INTP2/<br>SO00/TxD0/<br>TOOLTxD/<br>TRGIOB | P55/<br>(PCLBUZ1)/<br>(SCK00)/<br>(INTP4)                                | P13/TxD2/<br>SO20/<br>TRDIOA1/<br>IVCMP1 Note 1                         | P10/SCK11/<br>SCL11/<br>TRDIOD1  | P146                              | P147/ANI18/<br>VCOUT1 Note 1 | 1 |
|   | A   | B   | C  | D  | E   | F  | G                                 | H                            |   |

**Note 1.** Mounted on the 96 KB or more code flash memory products.

**Note 2.** Mounted on the 384 KB or more code flash memory products.

**Caution 1.** Make EVSS0 pin the same potential as VSS pin.

**Caution 2.** Make VDD pin the potential that is higher than EVDD0 pin.


**Caution 3.** Connect the REGC pin to VSS pin via a capacitor (0.47 to 1 μF).

**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the VSS and EVSS0 pins to separate ground lines.

**Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.5.9 80-pin products



**Note**      The flash library uses RAM in self-programming and rewriting of the data flash memory.  
The target products and start address of the RAM areas used by the flash library are shown below.  
R5F104xL (x = G, L, M, P): Start address F3F00H  
For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

| Items                      | Symbol | Conditions  | MIN.                  | TYP. | MAX.           | Unit |
|----------------------------|--------|---|-----------------------|------|----------------|------|
| Output current, low Note 1 | IOL1   | Per pin for P00 to P06,<br>P10 to P17, P30, P31,<br>P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77,<br>P80 to P87, P100 to P102, P110,<br>P111, P120, P130, P140 to P147 |                       |      | 20.0<br>Note 2 | mA   |
|                            |        | Per pin for P60 to P63  |                       |      | 15.0<br>Note 2 | mA   |
|                            |        | Total of P00 to P04, P40 to P47,<br>P102, P120, P130, P140 to P145<br>(When duty ≤ 70% Note 3)  | 4.0 V ≤ EVDD0 ≤ 5.5 V |      | 70.0           | mA   |
|                            |        |   | 2.7 V ≤ EVDD0 < 4.0 V |      | 15.0           | mA   |
|                            |        |   | 1.8 V ≤ EVDD0 < 2.7 V |      | 9.0            | mA   |
|                            |        |   | 1.6 V ≤ EVDD0 < 1.8 V |      | 4.5            | mA   |
|                            |        | Total of P05, P06, P10 to P17,<br>P30, P31, P50 to P57,<br>P60 to P67, P70 to P77,<br>P80 to P87, P100, P101, P110,<br>P111, P146, P147<br>(When duty ≤ 70% Note 3)         | 4.0 V ≤ EVDD0 ≤ 5.5 V |      | 80.0           | mA   |
|                            |        |   | 2.7 V ≤ EVDD0 < 4.0 V |      | 35.0           | mA   |
|                            |        |   | 1.8 V ≤ EVDD0 < 2.7 V |      | 20.0           | mA   |
|                            |        |   | 1.6 V ≤ EVDD0 < 1.8 V |      | 10.0           | mA   |
|                            |        | Total of all pins<br>(When duty ≤ 70% Note 3)   |                       |      | 150.0          | mA   |
|                            | IOL2   | Per pin for P20 to P27,<br>P150 to P156   |                       |      | 0.4<br>Note 2  | mA   |
|                            |        | Total of all pins<br>(When duty ≤ 70% Note 3)   | 1.6 V ≤ VDD ≤ 5.5 V   |      | 5.0            | mA   |

**Note 1.** Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVSS0, EVSS1, and VSS pins.

**Note 2.** Do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOL × 0.7)/(n × 0.01)

<Example> Where n = 80% and IOL = 10.0 mA


$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## Minimum Instruction Execution Time during Main System Clock Operation

T<sub>CY</sub> vs V<sub>DD</sub> (HS (high-speed main) mode)

**(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)**

**(TA = -40 to +85°C, 2.7 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)**

| Parameter                                  | Symbol                                 | Conditions                             |                       | HS (high-speed main) mode |      | LS (low-speed main) mode  |      | LV (low-voltage main) mode |      | Unit |
|--|--|--|-----------------------|---------------------------|------|---------------------------|------|----------------------------|------|------|
|  |  |  |                       | MIN.                      | MAX. | MIN.                      | MAX. | MIN.                       | MAX. |      |
| SCKp cycle time                            | t <sub>KCY1</sub>                      | t <sub>KCY1</sub> ≥ 2/f <sub>CLK</sub> | 4.0 V ≤ EVDD0 ≤ 5.5 V | 62.5                      |      | 250                       |      | 500                        |      | ns   |
|  |  |  | 2.7 V ≤ EVDD0 ≤ 5.5 V | 83.3                      |      | 250                       |      | 500                        |      | ns   |
| SCKp high-/low-level width                 | t <sub>KH1</sub> ,<br>t <sub>KL1</sub> | 4.0 V ≤ EVDD0 ≤ 5.5 V                  |                       | t <sub>KCY1</sub> /2 - 7  |      | t <sub>KCY1</sub> /2 - 50 |      | t <sub>KCY1</sub> /2 - 50  |      | ns   |
|  |  | 2.7 V ≤ EVDD0 ≤ 5.5 V                  |                       | t <sub>KCY1</sub> /2 - 10 |      | t <sub>KCY1</sub> /2 - 50 |      | t <sub>KCY1</sub> /2 - 50  |      | ns   |
| Slp setup time (to SCKp↑)<br>Note 1        | t <sub>SIK1</sub>                      | 4.0 V ≤ EVDD0 ≤ 5.5 V                  |                       | 23                        |      | 110                       |      | 110                        |      | ns   |
|  |  | 2.7 V ≤ EVDD0 ≤ 5.5 V                  |                       | 33                        |      | 110                       |      | 110                        |      | ns   |
| Slp hold time (from SCKp↑) Note 2          | t <sub>SI1</sub>                       | 2.7 V ≤ EVDD0 ≤ 5.5 V                  |                       | 10                        |      | 10                        |      | 10                         |      | ns   |
| Delay time from SCKp↓ to SOp output Note 3 | t <sub>SO1</sub>                       | C = 20 pF Note 4                       |                       |                           | 10   |                           | 10   |                            | 10   | ns   |

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** This value is valid only when CSI00's peripheral I/O redirect function is not used.

**Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),  
g: PIM and POM numbers (g = 1)

**Remark 3.** f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKS<sub>mn</sub> bit of serial mode register mn (SMR<sub>mn</sub>). m: Unit number,  
n: Channel number (mn = 00))




**(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)****(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)****(2/2)**


| Parameter        | Symbol | Conditions | HS (high-speed main) mode |              | LS (low-speed main) mode |              | LV (low-voltage main) mode |              | Unit |
|------------------|--------|------------|---------------------------|--------------|--------------------------|--------------|----------------------------|--------------|------|
|                  |        |            | MIN.                      | MAX.         | MIN.                     | MAX.         | MIN.                       | MAX.         |      |
| SSI00 setup time | tSSIK  | DAPmn = 0  | 2.7 V ≤ EVDD0 ≤ 5.5 V     | 120          |                          | 120          |                            | 120          | ns   |
|                  |        |            | 1.8 V ≤ EVDD0 ≤ 5.5 V     | 200          |                          | 200          |                            | 200          | ns   |
|                  |        |            | 1.7 V ≤ EVDD0 ≤ 5.5 V     | 400          |                          | 400          |                            | 400          | ns   |
|                  |        |            | 1.6 V ≤ EVDD0 ≤ 5.5 V     | —            |                          | 400          |                            | 400          | ns   |
|                  |        | DAPmn = 1  | 2.7 V ≤ EVDD0 ≤ 5.5 V     | 1/fMCK + 120 |                          | 1/fMCK + 120 |                            | 1/fMCK + 120 | ns   |
|                  |        |            | 1.8 V ≤ EVDD0 ≤ 5.5 V     | 1/fMCK + 200 |                          | 1/fMCK + 200 |                            | 1/fMCK + 200 | ns   |
|                  |        |            | 1.7 V ≤ EVDD0 ≤ 5.5 V     | 1/fMCK + 400 |                          | 1/fMCK + 400 |                            | 1/fMCK + 400 | ns   |
|                  |        |            | 1.6 V ≤ EVDD0 ≤ 5.5 V     | —            |                          | 1/fMCK + 400 |                            | 1/fMCK + 400 | ns   |
| SSI00 hold time  | tKSSI  | DAPmn = 0  | 2.7 V ≤ EVDD0 ≤ 5.5 V     | 1/fMCK + 120 |                          | 1/fMCK + 120 |                            | 1/fMCK + 120 | ns   |
|                  |        |            | 1.8 V ≤ EVDD0 ≤ 5.5 V     | 1/fMCK + 200 |                          | 1/fMCK + 200 |                            | 1/fMCK + 200 | ns   |
|                  |        |            | 1.7 V ≤ EVDD0 ≤ 5.5 V     | 1/fMCK + 400 |                          | 1/fMCK + 400 |                            | 1/fMCK + 400 | ns   |
|                  |        |            | 1.6 V ≤ EVDD0 ≤ 5.5 V     | —            |                          | 1/fMCK + 400 |                            | 1/fMCK + 400 | ns   |
|                  |        | DAPmn = 1  | 2.7 V ≤ EVDD0 ≤ 5.5 V     | 120          |                          | 120          |                            | 120          | ns   |
|                  |        |            | 1.8 V ≤ EVDD0 ≤ 5.5 V     | 200          |                          | 200          |                            | 200          | ns   |
|                  |        |            | 1.7 V ≤ EVDD0 ≤ 5.5 V     | 400          |                          | 400          |                            | 400          | ns   |
|                  |        |            | 1.6 V ≤ EVDD0 ≤ 5.5 V     | —            |                          | 400          |                            | 400          | ns   |

**Caution** Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

**CSI mode connection diagram (during communication at same potential)**

**CSI mode connection diagram (during communication at same potential)**  
**(Slave Transmission of slave select input function (CSI00))**



**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

**Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

**Note 4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.

**Note 5.** Use it with  $EV_{DD0} \geq V_b$ .

**Note 6.** The smaller maximum transfer rate derived by using  $f_{mck}/6$  or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $1.8\text{ V} \leq EV_{DD0} < 3.3\text{ V}$  and  $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**Note 7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 6** above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $V_{DD}$  tolerance (for the 30- to 52-pin products)/ $EV_{DD}$  tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

**(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)****(TA = -40 to +85°C, 2.7 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)****(2/2)**

| Parameter                                     | Symbol | Conditions   | HS (high-speed main) mode |      | LS (low-speed main) mode |      | LV (low-voltage main) mode |      | Unit |
|---|--------|--|---------------------------|------|--------------------------|------|----------------------------|------|------|
|   |        |  | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| Slp setup time<br>(to SCKp↓) Note 2           | tsIK1  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 20 pF, Rb = 1.4 kΩ | 23                        |      | 110                      |      | 110                        |      | ns   |
|   |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 20 pF, Rb = 2.7 kΩ | 33                        |      | 110                      |      | 110                        |      | ns   |
| Slp hold time<br>(from SCKp↓) Note 2          | tkSI1  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 20 pF, Rb = 1.4 kΩ | 10                        |      | 10                       |      | 10                         |      | ns   |
|   |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 20 pF, Rb = 2.7 kΩ | 10                        |      | 10                       |      | 10                         |      | ns   |
| Delay time from SCKp↑<br>to SOp output Note 2 | tkSO1  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 20 pF, Rb = 1.4 kΩ |                           | 10   |                          | 10   |                            | 10   | ns   |
|   |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 20 pF, Rb = 2.7 kΩ |                           | 10   |                          | 10   |                            | 10   | ns   |

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.**Note 2.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

**Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage


**Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

**Remark 3.** fMCK: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

**Remark 4.** This value is valid only when CSI00's peripheral I/O redirect function is not used.

**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Remark 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),  
g: PIM and POM number (g = 0, 1, 3 to 5, 14)

**Remark 2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.  
Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

## 3.2 Oscillator Characteristics

### 3.2.1 X1, XT1 characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Resonator   | Resonator                               | Conditions                                   | MIN. | TYP.   | MAX. | Unit |
|---|---|--|------|--------|------|------|
| X1 clock oscillation frequency ( $f_X$ ) <sup>Note</sup>      | Ceramic resonator/<br>crystal resonator | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 1.0  |        | 20.0 | MHz  |
|   |   | $2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$    | 1.0  |        | 16.0 |      |
| XT1 clock oscillation frequency ( $f_{XT1}$ ) <sup>Note</sup> | Crystal resonator                       |  | 32   | 32.768 | 35   | kHz  |

**Note** Indicates only permissible oscillator frequency ranges. Refer to **AC Characteristics** for instruction execution time.  
Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

**Caution** Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

**Remark** When using the X1 oscillator and XT1 oscillator, refer to **5.4 System Clock Oscillator** in the RL78/G14 User's Manual.

### 3.2.2 On-chip oscillator characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Oscillators   | Parameters | Conditions                    |  | MIN. | TYP. | MAX. | Unit |
|---|------------|-------------------------------|--|------|------|------|------|
| High-speed on-chip oscillator clock frequency<br>Notes 1, 2 | $f_{IH}$   |                               |  | 1    |      | 32   | MHz  |
| High-speed on-chip oscillator clock frequency<br>accuracy   |            | -20 to $+85^\circ\text{C}$    | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | -1.0 |      | +1.0 | %    |
|   |            | -40 to $-20^\circ\text{C}$    | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | -1.5 |      | +1.5 | %    |
|   |            | $+85$ to $+105^\circ\text{C}$ | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | -2.0 |      | +2.0 | %    |
| Low-speed on-chip oscillator clock frequency                | $f_{IL}$   |                               |  |      | 15   |      | kHz  |
| Low-speed on-chip oscillator clock frequency<br>accuracy    |            |                               |  | -15  |      | +15  | %    |

**Note 1.** High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

**Note 2.** This only indicates the oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)

| Items                | Symbol | Conditions   | MIN.                                     | TYP.        | MAX. | Unit |
|----------------------|--------|--|--|-------------|------|------|
| Output voltage, high | VOH1   | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>IOH1 = -3.0 mA | EVDD0 - 0.7 |      | V    |
|                      |        |  | 2.7 V ≤ EVDD0 ≤ 5.5 V,<br>IOH1 = -2.0 mA | EVDD0 - 0.6 |      | V    |
|                      |        |  | 2.4 V ≤ EVDD0 ≤ 5.5 V,<br>IOH1 = -1.5 mA | EVDD0 - 0.5 |      | V    |
|                      | VOH2   | P20 to P27, P150 to P156   | 2.4 V ≤ VDD ≤ 5.5 V,<br>IOH2 = -100 μA   | VDD - 0.5   |      | V    |
| Output voltage, low  | VOL1   | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>IOL1 = 8.5 mA  |             | 0.7  | V    |
|                      |        |  | 2.7 V ≤ EVDD0 ≤ 5.5 V,<br>IOL1 = 3.0 mA  |             | 0.6  | V    |
|                      |        |  | 2.7 V ≤ EVDD0 ≤ 5.5 V,<br>IOL1 = 1.5 mA  |             | 0.4  | V    |
|                      |        |  | 2.4 V ≤ EVDD0 ≤ 5.5 V,<br>IOL1 = 0.6 mA  |             | 0.4  | V    |
|                      | VOL2   | P20 to P27, P150 to P156   | 2.4 V ≤ VDD ≤ 5.5 V,<br>IOL2 = 400 μA    |             | 0.4  | V    |
|                      | VOL3   | P60 to P63   | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>IOL3 = 15.0 mA |             | 2.0  | V    |
|                      |        |  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>IOL3 = 5.0 mA  |             | 0.4  | V    |
|                      |        |  | 2.7 V ≤ EVDD0 ≤ 5.5 V,<br>IOL3 = 3.0 mA  |             | 0.4  | V    |
|                      |        |  | 2.4 V ≤ EVDD0 ≤ 5.5 V,<br>IOL3 = 2.0 mA  |             | 0.4  | V    |

**Caution** P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Note 1.** Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or VSS, EVSS0, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2.** During HALT instruction execution by flash memory.
- Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4.** When high-speed system clock and subsystem clock are stopped.
- Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6.** Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.  
 HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$   
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$
- Note 8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2.** fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3.** fIH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4.** fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

### 3.4 AC Characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )

| Items  | Symbol       | Conditions                          |                           |                       | MIN.                | TYP. | MAX. | Unit |
|--|--------------|-------------------------------------|---------------------------|-----------------------|---------------------|------|------|------|
| Instruction cycle (minimum instruction execution time)             | Tcy          | Main system clock (fMAIN) operation | HS (high-speed main) mode | 2.7 V ≤ VDD ≤ 5.5 V   | 0.03125             |      | 1    | μs   |
|  |              |                                     |                           | 2.4 V ≤ VDD < 2.7 V   | 0.0625              |      | 1    | μs   |
|  |              | Subsystem clock (fSUB) operation    |                           | 2.4 V ≤ VDD ≤ 5.5 V   | 28.5                | 30.5 | 31.3 | μs   |
|  |              | In the self-programming mode        | HS (high-speed main) mode | 2.7 V ≤ VDD ≤ 5.5 V   | 0.03125             |      | 1    | μs   |
|  |              |                                     |                           | 2.4 V ≤ VDD < 2.7 V   | 0.0625              |      | 1    | μs   |
| External system clock frequency                                    | fEX          | 2.7 V ≤ VDD ≤ 5.5 V                 |                           |                       | 1.0                 |      | 20.0 | MHz  |
|  |              | 2.4 V ≤ VDD ≤ 2.7 V                 |                           |                       | 1.0                 |      | 16.0 | MHz  |
|  | fEXS         |                                     |                           |                       | 32                  |      | 35   | kHz  |
| External system clock input high-level width, low-level width      | tEXH,        | 2.7 V ≤ VDD ≤ 5.5 V                 |                           |                       | 24                  |      |      | ns   |
|  | tEXL         | 2.4 V ≤ VDD ≤ 2.7 V                 |                           |                       | 30                  |      |      | ns   |
|  | tEXHS, tEXLS |                                     |                           |                       | 13.7                |      |      | μs   |
| Ti00 to Ti03, Ti10 to Ti13 input high-level width, low-level width | tTih, tTil   |                                     |                           |                       | 1/fMCK + 10<br>Note |      |      | ns   |
| Timer RJ input cycle   | fc           | TRJIO                               |                           | 2.7 V ≤ EVDD0 ≤ 5.5 V | 100                 |      |      | ns   |
|  |              |                                     |                           | 2.4 V ≤ EVDD0 < 2.7 V | 300                 |      |      | ns   |
| Timer RJ input high-level width, low-level width                   | tTjIH, tTjIL | TRJIO                               |                           | 2.7 V ≤ EVDD0 ≤ 5.5 V | 40                  |      |      | ns   |
|  |              |                                     |                           | 2.4 V ≤ EVDD0 < 2.7 V | 120                 |      |      | ns   |

**Note** The following conditions are required for low voltage interface when  $\text{EVDD0} < \text{VDD}$   
 $2.4\text{ V} \leq \text{EVDD0} < 2.7\text{ V}$ : MIN. 125 ns

**Remark** fMCK: Timer array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3))



**(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)****(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)****(2/2)**

| Parameter     | Symbol | Conditions   | HS (high-speed main) mode  |             | Unit |
|---------------|--------|--------------|--|-------------|------|
|               |        |              | MIN.   | MAX.        |      |
| Transfer rate |        | transmission | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V   | Note 1      | bps  |
|               |        |              | Theoretical value of the maximum transfer rate<br>Cb = 50 pF, Rb = 1.4 kΩ,<br>Vb = 2.7 V | 2.6 Note 2  | Mbps |
|               |        |              | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V   | Note 3      | bps  |
|               |        |              | Theoretical value of the maximum transfer rate<br>Cb = 50 pF, Rb = 2.7 kΩ,<br>Vb = 2.3 V | 1.2 Note 4  | Mbps |
|               |        |              | 2.4 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V   | Note 5      | bps  |
|               |        |              | Theoretical value of the maximum transfer rate<br>Cb = 50 pF, Rb = 5.5 kΩ,<br>Vb = 1.6 V | 0.43 Note 6 | Mbps |

**Note 1.** The smaller maximum transfer rate derived by using fmCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V ≤ EVDD0 ≤ 5.5 V and 2.7 V ≤ Vb ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**Note 2.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 1** above to calculate the maximum transfer rate under conditions of the customer.

**Note 3.** The smaller maximum transfer rate derived by using fmCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EVDD0 < 4.0 V and 2.3 V ≤ Vb ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**Note 4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )****(2/3)**

| Parameter   | Symbol | Conditions   | HS (high-speed main) mode |      | Unit |
|---|--------|--|---------------------------|------|------|
|   |        |  | MIN.                      | MAX. |      |
| Slp setup time (to SCKp $\uparrow$ ) <sup>Note</sup>            | tsik1  | $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{Vb} \leq 4.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 1.4\text{ k}\Omega$ | 162                       |      | ns   |
|   |        | $2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{Vb} \leq 2.7\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 2.7\text{ k}\Omega$    | 354                       |      | ns   |
|   |        | $2.4\text{ V} \leq \text{EVDD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{Vb} \leq 2.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 5.5\text{ k}\Omega$    | 958                       |      | ns   |
| Slp hold time (from SCKp $\uparrow$ ) <sup>Note</sup>           | tkS11  | $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{Vb} \leq 4.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 1.4\text{ k}\Omega$ | 38                        |      | ns   |
|   |        | $2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{Vb} \leq 2.7\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 2.7\text{ k}\Omega$    | 38                        |      | ns   |
|   |        | $2.4\text{ V} \leq \text{EVDD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{Vb} \leq 2.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 5.5\text{ k}\Omega$    | 38                        |      | ns   |
| Delay time from SCKp $\downarrow$ to SOp output <sup>Note</sup> | tkSO1  | $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{Vb} \leq 4.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 1.4\text{ k}\Omega$ |                           | 200  | ns   |
|   |        | $2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{Vb} \leq 2.7\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 2.7\text{ k}\Omega$    |                           | 390  | ns   |
|   |        | $2.4\text{ V} \leq \text{EVDD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{Vb} \leq 2.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 5.5\text{ k}\Omega$    |                           | 966  | ns   |

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output ( $\text{VDD}$  tolerance (for the 30- to 52-pin products)/ $\text{EVDD}$  tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $\text{V}_{\text{IH}}$  and  $\text{V}_{\text{IL}}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

### 3.5.2 Serial interface IICA

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )

| Parameter                                       | Symbol   | Conditions                  | HS (high-speed main) mode |      |           |      | Unit |
|---|----------|-----------------------------|---------------------------|------|-----------|------|------|
|   |          |                             | Standard mode             |      | Fast mode |      |      |
|   |          |                             | MIN.                      | MAX. | MIN.      | MAX. |      |
| SCLA0 clock frequency                           | fSCL     | Fast mode: fCLK ≥ 3.5 MHz   | —                         | —    | 0         | 400  | kHz  |
|   |          | Standard mode: fCLK ≥ 1 MHz | 0                         | 100  | —         | —    | kHz  |
| Setup time of restart condition                 | tSU: STA |                             | 4.7                       |      | 0.6       |      | μs   |
| Hold time <sup>Note 1</sup>                     | tHD: STA |                             | 4.0                       |      | 0.6       |      | μs   |
| Hold time when SCLA0 = “L”                      | tLOW     |                             | 4.7                       |      | 1.3       |      | μs   |
| Hold time when SCLA0 = “H”                      | tHIGH    |                             | 4.0                       |      | 0.6       |      | μs   |
| Data setup time (reception)                     | tSU: DAT |                             | 250                       |      | 100       |      | ns   |
| Data hold time (transmission) <sup>Note 2</sup> | tHD: DAT |                             | 0                         | 3.45 | 0         | 0.9  | μs   |
| Setup time of stop condition                    | tSU: STO |                             | 4.0                       |      | 0.6       |      | μs   |
| Bus-free time                                   | tBUF     |                             | 4.7                       |      | 1.3       |      | μs   |

**Note 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

**Note 2.** The maximum value (MAX.) of t<sub>HD: DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.


**Caution** The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩ

Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing



**Remark** n = 0, 1

### 3.6.4 Comparator

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )

| Parameter                                 | Symbol | Conditions   | MIN. | TYP.              | MAX.                 | Unit          |
|---|--------|--|------|-------------------|----------------------|---------------|
| Input voltage range                       | Ivref  |  | 0    |                   | $\text{EVDD0} - 1.4$ | V             |
|   | Ivcmp  |  | -0.3 |                   | $\text{EVDD0} + 0.3$ | V             |
| Output delay                              | td     | $\text{VDD} = 3.0\text{ V}$<br>Input slew rate $> 50\text{ mV}/\mu\text{s}$  |      |                   | 1.2                  | $\mu\text{s}$ |
|   |        | Comparator high-speed mode,<br>standard mode                                 |      |                   |                      |               |
|   |        | Comparator high-speed mode,<br>window mode                                   |      |                   | 2.0                  | $\mu\text{s}$ |
|   |        | Comparator low-speed mode,<br>standard mode                                  |      | 3.0               | 5.0                  | $\mu\text{s}$ |
| High-electric-potential reference voltage | VTW+   | Comparator high-speed mode, window mode                                      |      | $0.76\text{ VDD}$ |                      | V             |
| Low-electric-potential reference voltage  | VTW-   | Comparator high-speed mode, window mode                                      |      | $0.24\text{ VDD}$ |                      | V             |
| Operation stabilization wait time         | tcMP   |  | 100  |                   |                      | $\mu\text{s}$ |
| Internal reference voltage<br>Note        | VBGR   | $2.4\text{ V} \leq \text{VDD} \leq 5.5\text{ V}$ , HS (high-speed main) mode | 1.38 | 1.45              | 1.50                 | V             |

**Note** Not usable in sub-clock operation or STOP mode.


### 3.6.5 POR circuit characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $\text{VSS} = 0\text{ V}$ )

| Parameter                     | Symbol | Conditions                                       | MIN. | TYP. | MAX. | Unit          |
|-------------------------------|--------|--|------|------|------|---------------|
| Power on/down reset threshold | VPOR   | Voltage threshold on $\text{VDD}$ rising         | 1.45 | 1.51 | 1.57 | V             |
|                               | VPDR   | Voltage threshold on $\text{VDD}$ falling Note 1 | 1.44 | 1.50 | 1.56 | V             |
| Minimum pulse width Note 2    | TPW    |  | 300  |      |      | $\mu\text{s}$ |

**Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.

**Note 2.** Minimum time required for a POR reset when  $\text{VDD}$  exceeds below  $\text{VPDR}$ . This is also the minimum time required for a POR reset from when  $\text{VDD}$  exceeds below  $0.7\text{ V}$  to when  $\text{VDD}$  exceeds  $\text{VPOR}$  while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



R5F104MKAFB, R5F104MLAFB  
R5F104MKGFB, R5F104MLGFB

