



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fddfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xD (x = A to C, E to G, J, L): Start address FE900H
	R5F104xE (x = A to C, E to G, J, L): Start address FE900H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



Absolute Maximum Ratings

(2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	IOH1 Per pin P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147		-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient tem-	Та	In normal c	operation mode	-40 to +85	°C
perature		In flash me	mory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +85°C	, 1.6 V \leq EVDD0 =	$EVDD1 \leq VDD \leq 5.5$	V, VSS = EVSS0 =	= EVss1 = 0 V)
--------------------	------------------------	---------------------------	------------------	----------------

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.6		mA
current		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.6		
NOLE I				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.3		
				fiн = 32 MHz Note 3	operation	VDD = 3.0 V		2.3		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.4	10.2	mA
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.4	10.2	
				fносо = 32 MHz,	Normal	VDD = 5.0 V		5.0	9.6	
				fiн = 32 MHz Note 3	operation	VDD = 3.0 V		5.0	9.6	
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.2	7.8	
				fiн = 24 MHz Note 3	operation	VDD = 3.0 V		4.2	7.8	
				fHOCO = 24 MHz, Normal	VDD = 5.0 V		4.0	7.4		
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.0	7.4	
				fносо = 16 MHz,	Normal	VDD = 5.0 V		3.0	5.3	
				fin = 16 MHz Note 3	operation	VDD = 3.0 V		3.0	5.3	
	LS (low-speed main)	fносо = 8 MHz, Normal		VDD = 3.0 V		1.4	2.3	mA		
			mode Note 5	fin = 8 MHz Note 3	operation	VDD = 2.0 V		1.4	2.3	
		LV (low-voltage main)	fносо = 4 MHz,	Normal	VDD = 3.0 V		1.3	1.9	mA	
			mode Note 5	fin = 4 MHz Note 3	operation	VDD = 2.0 V		1.3	1.9	
			HS (high-speed main)	fmx = 20 MHz Note 2,	Normal	Square wave input		3.4	6.2	mA
			mode Note 5	VDD = 5.0 V	operation	Resonator connection		3.6	6.4	-
				f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		3.4	6.2	
			V _{DD} = 3.0 V operation	operation	Resonator connection		3.6	6.4		
			1	$f_{MX} = 10 \text{ MHz} \text{ Note 2},$ Norma $V_{DD} = 5.0 \text{ V}$ operat	Normal	Square wave input		2.1	3.6	
					operation	Resonator connection		2.2	3.7	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.1	3.6	
			,	VDD = 3.0 V	operation	Resonator connection		2.2	3.7	
			LS (low-speed main)	f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.2	2.2	mA
			mode Note 5	VDD = 3.0 V	operation	Resonator connection		1.2	2.3	
				fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	2.2	
				VDD = 2.0 V	operation	Resonator connection		1.2	2.3	
			Subsystem clock	fsue = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	μΑ
			operation	TA = -40°C	operation	Resonator connection		4.9	7.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	
				TA = +25°C	operation	Resonator connection		4.9	7.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		5.1	8.8	
			T _A = +50°C	operation	Resonator connection		5.1	8.8		
			f	fsub = 32.768 kHz Note 4 TA = +70°C	Normal operation	Square wave input		5.5	10.5	-
			Т			Resonator connection		5.5	10.5	
			fsue = 32.768 kHz Note 4	Normal	Square wave input		6.5	14.5		
				TA = +85°C	operation	Resonator connection		6.5	14.5	

(Notes and Remarks are listed on the next page.)



(TA = -40 t	o +85°C	;, 1.6 V ≤ E	$\mathbf{V} \mathbf{D} \mathbf{D} 0 = \mathbf{E} \mathbf{V} \mathbf{D} \mathbf{D} 1 \leq \mathbf{V} \mathbf{D}$	$D \leq 5.5 V$, $Vss = EVss$	so = EVss1 = 0 V)				(2/2)
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.93	3.32	mA
rent Note 1	Note 2		mode Note 7	fiн = 32 MHz Note 4	V _{DD} = 3.0 V		0.93	3.32	1
				fносо = 32 MHz,	VDD = 5.0 V		0.5	2.63	1
				fiн = 32 MHz Note 4	VDD = 3.0 V		0.5	2.63	1
				fносо = 48 MHz,	VDD = 5.0 V		0.72	2.60	1
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.72	2.60	1
				fносо = 24 MHz,	VDD = 5.0 V		0.42	2.03	1
				fiн = 24 MHz Note 4	VDD = 3.0 V		0.42	2.03	1
				fносо = 16 MHz,	VDD = 5.0 V		0.39	1.50	1
				fiн = 16 MHz Note 4	VDD = 3.0 V		0.39	1.50	1
			LS (low-speed main)	fносо = 8 MHz,	V _{DD} = 3.0 V		270	800	μA
			mode Note 7	fiH = 8 MHz Note 4	VDD = 2.0 V		270	800	1
			LV (low-voltage main)	fносо = 4 MHz,	VDD = 3.0 V		450	755	μA
			mode Note 7	fiH = 4 MHz Note 4	VDD = 2.0 V		450	755	1
			HS (high-speed main)	f _{MX} = 20 MHz Note 3,	Square wave input		0.31	1.69	mA
			mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.41	1.91	1
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.31	1.69	1
				V _{DD} = 3.0 V	Resonator connection		0.41	1.91	
				f _{MX} = 10 MHz Note 3,	Square wave input		0.21	0.94	
				V _{DD} = 5.0 V	Resonator connection		0.26	1.02]
				f _{MX} = 10 MHz Note 3,	Square wave input		0.21	0.94]
				V _{DD} = 3.0 V	Resonator connection		0.26	1.02	
			LS (low-speed main)	f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		110	610	μA
			mode Note 7	V _{DD} = 3.0 V	Resonator connection		150	660	1
				f _{MX} = 8 MHz Note 3,	Square wave input		110	610	
				V _{DD} = 2.0 V	Resonator connection		150	660	
			Subsystem clock oper-	fsue = 32.768 kHz ^{Note 5} ,	Square wave input		0.31		μΑ
			ation	TA = -40°C	Resonator connection		0.50		
				fsue = 32.768 kHz ^{Note 5} ,	Square wave input		0.38	0.76]
				TA = +25°C	Resonator connection		0.57	0.95]
				fsue = 32.768 kHz ^{Note 5} ,	Square wave input		0.47	3.59	
				TA = +50°C	Resonator connection		0.70	3.78	
				fsue = 32.768 kHz Note 5,	Square wave input		0.80	6.20	
				TA = +70°C	Resonator connection		1.00	6.39	
				fsue = 32.768 kHz ^{Note 5} ,	Square wave input		1.65	10.56	
				TA = +85°C	Resonator connection		1.84	10.75	
	IDD3	STOP mode	TA = -40°C				0.19		μA
	Note 6	Note 8	TA = +25°C				0.30	0.59]
			TA = +50°C				0.41	3.42]
			TA = +70°C				0.80	6.03]
			T _A = +85°C				1.53	10.39]

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(Notes and Remarks are listed on the next page.)





(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AVREFP} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AVREFP}, \text{Reference voltage (-)} = \text{AVREFM} = 0 \text{ V})$

Parameter	Symbol	Condi	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±5.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target ANI pin: ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \le V_{DD} \le 5.5~V$	17		39	μs
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±0.60	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$			±3.5	LSB
		$EV_{DD0} \leq AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V$ Note 5			±6.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±2.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±2.5	LSB
Analog input voltage	VAIN	ANI16 to ANI20		0		AVREFP and EVDD0	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When $EVDD0 \le AVREFP \le VDD$, the MAX. values are as follows.

 Overall error:
 Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

 Integral linearity error/ Differential linearity error:
 Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

 Note 4.
 When AVREFP < EVDD0 ≤ VDD, the MAX. values are as follows.</td>

 Overall error:
 Add ±4.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.20%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

Note 5. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).



(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V}$		1.2	±7.0	LSB
			$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}^{\text{Note 3}}$		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μs
		Target pin: ANI0 to ANI14, ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \le V_{DD} \le 5.5~V$	17		39	μs
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μs
		10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.375		39	μs
		Target pin: internal reference voltage, and temperature sensor output voltage	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
		(HS (high-speed main) mode)	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$1.8~V \le V_{DD} \le 5.5~V$			±0.60	%FSR
			1.6 V \leq VDD \leq 5.5 V Note 3			±0.85	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±0.85	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8~V \le V_{DD} \le 5.5~V$			±4.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			1.2 ±10.5 LS 39 μ 10.60 %F ±0.60 %F ±2.5 LS ±2.0 LS ±2.5 LS GR Note 4 %	LSB
Differential linearity error	DLE	10-bit resolution	$1.8~V \le V_{DD} \le 5.5~V$			±2.0	LSB
Note 1			$1.6~V \leq V_{DD} \leq 5.5~V$ Note 3			±2.5	LSB
Analog input voltage	Vain	ANI0 to ANI14		0		Vdd	V
		ANI16 to ANI20				EV _{DD0}	V
		Internal reference voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)			V _{BGR} Note 4		
		Temperature sensor output voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)			V _{TMPS25} Note 4		

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).

Note 4. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



RL78/G14

2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, T _A = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V, HS (high-speed main) mode)

2.6.3 D/A converter characteristics

(TA = -40 to +85°C, 1.6 V \leq EVsso = EVss1 \leq VDD \leq 5.5 V, Vss = EVsso = EVss1 = 0 V)

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M Ω	$1.8~V \le V_{DD} \le 5.5~V$			±2.5	LSB
		Rload = 8 M Ω	$1.8~V \le V_{DD} \le 5.5~V$			±2.5	LSB
Settling time	t SET	Cload = 20 pF	$2.7~V \leq V_{DD} \leq 5.5~V$			3	μs
			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$			6	μs



3.1 Absolute Maximum Ratings

Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to VDD +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P64 to P67,	and -0.3 to V _{DD} +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
Output voltage		P110, P111, P120, P140 to P147		
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vıз	P20 to P27, P121 to P124, P137,	-0.3 to VDD +0.3 Note 2	V
		P150 to P156, EXCLK, EXCLKS, RESET		
Output voltage	V01	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P60 to P67,	and -0.3 to V _{DD} +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P130, P140 to P147		
	V02	P20 to P27, P150 to P156	-0.3 to VDD +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	v
	VAI2	ANI0 to ANI14	-0.3 to VDD +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	v

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage



(1/2)

Parameter Symbo Conditions MIN. TYP. MAX. fносо = 64 MHz, $V_{DD} = 5.0 V$ 2.6 Supply DD1 Operat-HS (high-speed main) Basic current ing mode mode Note 5 fill = 32 MHz Note 3 operation VDD = 3.0 V 2.6 Note 1 fносо = 32 MHz. Basic VDD = 5.0 V 2.3 fiH = 32 MHz Note 3 operation VDD = 3.0 V 2.3 fносо = 64 MHz, VDD = 5.0 V HS (high-speed main) Normal 5.4 10.9 mode Note 5 fiH = 32 MHz Note 3 operation $V_{DD} = 3.0 V$ 54 10.9 VDD = 5.0 V 10.3 fносо = 32 MHz. Normal 5.0 fin = 32 MHz Note 3 operation VDD = 3.0 V 10.3 5.0 VDD = 5.0 V fHOCO = 48 MHz. 42 82 Normal fiH = 24 MHz Note 3 operation VDD = 3.0 V 4.2 8.2 fносо = 24 MHz, Normal VDD = 5.0 V 4.0 7.8 fill = 24 MHz Note 3 operation VDD = 3.0 V 40 78 fносо = 16 MHz, Normal VDD = 5.0 V 3.0 5.6 fin = 16 MHz Note 3 operation VDD = 3.0 V 3.0 5.6 HS (high-speed main) 3.4 f_{MX} = 20 MHz Note 2 Normal Square wave input 6.6 mode Note 5 VDD = 5.0 V operation Resonator connection 3.6 6.7 f_{MX} = 20 MHz Note 2, Normal Square wave input 34 6.6 operation $V_{DD} = 3.0 V$ Resonator connection 3.6 6.7 fmx = 10 MHz Note 2, 2.1 3.9 Normal Square wave input VDD = 5.0 V operation Resonator connection 22 4.0 f_{MX} = 10 MHz Note 2. Normal Square wave input 2.1 3.9 VDD = 3.0 V operation Resonator connection 2.2 4.0 fsub = 32.768 kHz Note 4 49 71 Subsystem clock Normal Square wave input operation operation $T_A = -40^{\circ}C$ Resonator connection 4.9 7.1 fsub = 32.768 kHz Note 4 Normal Square wave input 4.9 7.1 $T_A = +25^{\circ}C$ operation 4.9 7.1 Resonator connection Normal 5.1 8.8 fsub = 32.768 kHz Note 4 Square wave input $T_A = +50^{\circ}C$ operation 8.8 Resonator connection 5.1 10.5 fsub = 32.768 kHz Note 4 Square wave input 5.5 Normal TA = +70°C operation Resonator connection 5.5 10.5 fsub = 32.768 kHz Note 4 Normal 6.5 14.5 Square wave input TA = +85°C operation 6.5 14.5 Resonator connection

fsub = 32.768 kHz Note 4

 $T_{A} = +105^{\circ}C$

Normal

operation

Square wave input

Resonator connection

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(Notes and Remarks are listed on the next page.)

Unit

mΑ

mΑ

mΑ

μA

13.0

13.0

58.0

58.0

<R> <R>

<R> <R>

<R> <R>

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.9		mA
current		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.9		
NOLE 1				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.5		
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.5		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		6.0	11.2	mA
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		6.0	11.2	
				fHoco = 32 MHz,NormalfIH = 32 MHz Note 3operation	VDD = 5.0 V		5.5	10.6		
					operation	VDD = 3.0 V		5.5	10.6	
		fHOCO = 48 MHz,NormalfH = 24 MHz Note 3operation	VDD = 5.0 V		4.7	8.6				
			operation	VDD = 3.0 V		4.7	8.6			
				fносо = 24 MHz,	Normal VDD = 5.0 V			4.4	8.2	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.4	8.2	
			fносо = 16 MHz,	Normal	VDD = 5.0 V		3.3	5.9		
				fiH = 16 MHz Note 3	operation	VDD = 3.0 V		3.3	5.9	
		HS (high-speed main)	f _{MX} = 20 MHz Note 2,	Normal	Square wave input		3.7	6.8	mA	
		mode Note 5	VDD = 5.0 V	operation	Resonator connection		3.9	7.0		
			f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		3.7	6.8		
				VDD = 3.0 V	operation	Resonator connection		3.9	7.0	
			f _{MX} = 10 MHz ^{Note 2} , Normal Square wave in	Square wave input		2.3	4.1			
				Vdd = 5.0 V	operation	Resonator connection		2.3	4.2	
		Subsystem clock	f _{MX} = 10 MHz Note 2, N	Normal	Square wave input		2.3	4.1		
				V _{DD} = 3.0 V operation Resonator connection	Resonator connection		2.3	4.2		
			Subsystem clock	fsub = 32.768 kHz Note 4	Normal	Square wave input		5.2	7.7	μΑ
			operation	T _A = -40°C	operation	Resonator connection		5.2	7.7	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		5.3	7.7	
				TA = +25°C	operation	Resonator connection		5.3	7.7	
				fsub = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.6	
				TA = +50°C	operation	Resonator connection		5.5	10.6	
			fsub = 32.768 kHz Note 4	Normal	Square wave input		5.9	13.2		
			T _A = +70°C	operation	Resonator connection		6.0	13.2		
			fsue = 32.768 kHz Note 4	Normal	Square wave input		6.8	17.5		
			T	TA = +85°C	operation	Resonator connection		6.9	17.5	1
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		15.5	77.8	
				TA = +105°C	operation	Resonator connection		15.5	77.8	1

(Notes and Remarks are listed on the next page.)



Interrupt Request Input Timing

RESET



(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		Unit
				MIN.	MAX.	
SCKp cycle time Note 5	tксү2	$4.0~V \leq EV_{DD0} \leq 5.5~V$	20 MHz < fмск	16/fмск		ns
			fмск ≤ 20 MHz	12/fмск		ns
		$2.7~V \leq EV_{DD0} \leq 5.5~V$	16 MHz < fмск	16/f мск		ns
			fмск ≤ 16 MHz	12/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	·	12/fмск and 1000		ns
SCKp high-/low-level width	tкн2, tкL2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		tксү2/2 - 14		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		tксү2/2 - 16		ns
		$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$		tĸcy2/2 - 36		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsık2	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		1/fмск + 40		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		1/fмск + 60		ns
SIp hold time (from SCKp [↑]) Note 2	tksi2			1/fмск + 62		ns
Delay time from SCKp \downarrow to SOp output $^{Note\;3}$	tkso2	C = 30 pF Note 4	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 66	ns
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		2/fмск + 113	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SOp output lines.

Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)

Remark 2. fMck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)					(2/3)
Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note}	tsiк1		162		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	354		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	958		ns
SIp hold time (from SCKp↑) ^{Note}	tksi1		38		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	38		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	38		ns
Delay time from SCKp↓ to SOp output ^{Note}	tkso1			200	ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		390	ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		966	ns

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

(Remarks are listed on the page after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 - m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.



3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	mbol Conditions HS (high-speed ma			eed main) r	node	Unit
			Standar	rd mode	Fast	mode	
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscl	Fast mode: fc∟ĸ ≥ 3.5 MHz	—	—	0	400	kHz
		Standard mode: fc∟k ≥ 1 MHz	0	100	_	—	kHz
Setup time of restart condition	tsu: sta		4.7		0.6		μs
Hold time Note 1	thd: STA		4.0		0.6		μs
Hold time when SCLA0 = "L"	t∟ow		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu: dat		250		100		ns
Data hold time (transmission) Note 2	thd: dat		0	3.45	0	0.9	μs
Setup time of stop condition	tsu: sto		4.0		0.6		μs
Bus-free time	t BUF		4.7		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the DE DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



Remark n = 0, 1



4.5 44-pin products

R5F104FAAFP, R5F104FCAFP, R5F104FDAFP, R5F104FEAFP, R5F104FFAFP, R5F104FGAFP, R5F104FHAFP, R5F104FJAFP

R5F104FADFP, R5F104FCDFP, R5F104FDDFP, R5F104FEDFP, R5F104FFDFP, R5F104FGDFP, R5F104FHDFP, R5F104FJDFP

R5F104FAGFP, R5F104FCGFP, R5F104FDGFP, R5F104FEGFP, R5F104FFGFP, R5F104FGGFP, R5F104FJGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



ΝΟΤΕ

Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

0.10

1.00

1.00

у

ZD

ZE



R5F104GKAFB, R5F104GLAFB R5F104GKGFB, R5F104GLGFB





4.7 52-pin products

R5F104JCAFA, R5F104JDAFA, R5F104JEAFA, R5F104JFAFA, R5F104JGAFA, R5F104JHAFA, R5F104JJAFA R5F104JCDFA, R5F104JDDFA, R5F104JEDFA, R5F104JFDFA, R5F104JGDFA, R5F104JHDFA, R5F104JJDFA R5F104JCGFA, R5F104JDGFA, R5F104JEGFA, R5F104JFGFA, R5F104JGGFA, R5F104JHGFA, R5F104JJGFA

[JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
	P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



© 2012 Renesas Electronics Corporation. All rights reserved.



REVISION HISTORY	RL78/G14 Datasheet
-------------------------	--------------------

Pov	Data		Description		
Fev. Date F		Page	Summary		
3.20	Jan 05, 2015	p.135, 137, 139, 141, 143, 145	Modification of specifications in 3.3.2 Supply current characteristics		
		p.197	Modification of part number in 4.7 52-pin products		
3.30	Aug 12, 2016	p.143, 145	Addition of maximum values in (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products of 3.3.2 Supply current characteristics		

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.