



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fedfp-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(3/5)

48-pins         48-pins         48-pins         48-pins         14-pins         14-pins <t< th=""><th>Pin count</th><th>Package</th><th>Fields of Application Note</th><th>Ordering Part Number</th></t<>	Pin count	Package	Fields of Application Note	Ordering Part Number
(7 × 7 mm, 0.5 mm pitch)         R8F104G7AFEB4V0, R8F104GAFBB4X0, R8F104GAFBB4X0, R8F104GAFBB4X0, R8F104GAFBB4X0, R8F104GAFB4X0, R8F104GAFAAA4X0, R8F104GAFB4X0, R8F104GAFAAA4X0, R8F104GAFAA4X0, R8F104JAFAA4X0, R8F104JAFAA4X0, R8F104JAFAA4X0, R8F104JAF	48 pins	48-pin plastic LFQFP	A	R5F104GAAFB#V0, R5F104GCAFB#V0, R5F104GDAFB#V0, R5F104GEAFB#V0,
48-pin plastic HWOFN         A R8F104GAAPEBX0, R8F104GAAPBX0, R8F104GAAPAX0, R8F104AABX0, R8F		$(7 \times 7 \text{ mm}, 0.5 \text{ mm pitch})$		R5F104GFAFB#V0, R5F104GGAFB#V0, R5F104GHAFB#V0, R5F104GJAFB#V0
Image: Stand				R5F104GAAFB#X0, R5F104GCAFB#X0, R5F104GDAFB#X0, R5F104GEAFB#X0,
ki k				R5F104GFAFB#X0, R5F104GGAFB#X0, R5F104GHAFB#X0, R5F104GJAFB#X0
ki         RSF104GLAFB#50, RSF104GLAFB#50           P         RSF104GADFB#V0, RSF104GDDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GJDFBW0, RSF104GJGFBW0, RSF104GDFBW0, RSF104GJGFBW0, RSF104GDFBW0, RSF104GJGFBW0, RSF104GJGAN4U0, RSF104GJAN4U0, RSF104GGAN4U0, RSF104GGAN4U0, RSF104GGAN4U0, RSF104GJAN4U0, RSF104GJAN4U0, RSF104GJAN4U0, RSF104GGAN4U0, RSF104GGAN4U, RSF104JGAAAU, RSF104JGAAUAU, RSF104				R5F104GKAFB#30, R5F104GLAFB#30
D         R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDFB#V0, R5F104GADFB#V0, R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFBV0, R5F104GDFB#V0, R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GLDFB#V0, R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GLDFB#V0, R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDGFB#V0, R5F104GLDFB#V0, R5F104GACFGB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GLDFB#V0, R5F104GACFGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GLGFB#V0, R5F104GCGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#X0, R5F104GLGFB#V0, R5F104GCGFB#V0, R5F104GLGFB#S0           48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)         A         R5F104GCGFB#V0, R5F104GLGFB#00 R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAN#U0, R5F104GLANA#U0, R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAN#U0, R5F104GDAN#U0, R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAN#U0, R5F104GDAH#U0, R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0, R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0, R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0, R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0, R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0, R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0, R5F104GCANA#U0, R5F104GDAH#U0, R5F104				R5F104GKAFB#50, R5F104GLAFB#50
Image: Section of the sectio			D	R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GEDFB#V0,
52 pins         52-pin plastic LQFP         A         R5F104GADFB#X0, R8F104GCDFB#X0, R8F104GDDFB#X0, R8F104GDDFB#X0, R8F104GDDFB#X0, R8F104GCDFB#X0, R8F104GDCFB#X0, R8F104GDCFB#X0, R8F104GDCFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GCGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GCGFB#X0, R8F104GCGFB#X0, R8F104GCGFB#X0, R8F104GDGFB#X0, R8F104GDAM#U0, R8F104GDAM#U0, R8F104GCGFB#X0, R8F104GCGFB#X0, R8F104GDAM#U0, R8F104GCAM#U0, R8F104GDAM#U0, R8F104GDAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GDAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GDAM#U0, R8F104GDAM#U0, R8F104GCAM#U0, R8F104GC				R5F104GFDFB#V0, R5F104GGDFB#V0, R5F104GHDFB#V0, R5F104GJDFB#V0
62 pin plastic LQFP         RSF104GCDFB#X0, RSF104GCDFB#X0, RSF104GCDFB#X0, RSF104GCGFB#X0, RSF104GCGAN#U0, RSF104GCAN#U0,				R5F104GADFB#X0, R5F104GCDFB#X0, R5F104GDDFB#X0, R5F104GEDFB#X0,
S2 pins         S2 pin plastic LOPP         A         RSF104GAGFB#V0, RSF104GCGFB#V0, RSF104GGGFB#V0, RSF104GGGFB#S0, RSF104GGANA#U0, RSF104GGANA#W0, RSF104				R5F104GFDFB#X0, R5F104GGDFB#X0, R5F104GHDFB#X0, R5F104GJDFB#X0
S2 pins         S2-pin plastic LOPP         A         RSF104GFCFB#V0, RSF104GCCFB#V0, RSF104GCGFB#V0, RSF104GCGAN#U0, RSF104GCAN#U0, RSF104G			G	R5F104GAGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GEGFB#V0,
kink         RsF104GAGFB#X0, RsF104GCGFB#X0, RsF104GDGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGANA#U0, RsF104GGANA#U0, RSF104GGAAA#U0, RSF104GGANA#U0, RSF104GGANA#U0, RSF104GGANA#U0,				R5F104GFGFB#V0, R5F104GGGFB#V0, R5F104GHGFB#V0, R5F104GJGFB#V0
S2 pins         S2-pin plastic LQFP         A         RSF104GCFGP#X0, RSF104GGCFB#X0, RSF104GGAPB#X0, RSF104GGAPB#X0, RSF104GGAPA#V0, RSF104GAGAPA#V0, RSF104GGAPA#V0, RSF104GAGAPA#V0, RSF104GGAPA#V0, RSF104GAGAPA#V0, RSF104GAGAPA#V0, RSF104GGAPA#V0, RSF104JGAFA#V0, RS				R5F104GAGFB#X0, R5F104GCGFB#X0, R5F104GDGFB#X0, R5F104GEGFB#X0,
Image: state in the state in thestate in the state in the state in the state in the st				R5F104GFGFB#X0, R5F104GGGFB#X0, R5F104GHGFB#X0, R5F104GJGFB#X0
Image: space				R5F104GKGFB#30, R5F104GLGFB#30
48-pin plastic HWQFN         A         RSF104GAANA#U0, RSF104GCANA#U0, RSF104GDANA#U0, RSF104GEANA#U0, RSF104GFANA#U0, RSF104GCANA#U0, RSF104GCANA#W0, RSF104GDANA#U0, RSF104GANA#W0, RSF104GFANA#W0, RSF104GCANA#W0, RSF104GDANA#W0, RSF104GDANA#W0, RSF104GFANA#W0, RSF104GCANA#W0, RSF104GDANA#W0, RSF104GDNA#W0, RSF104GFANA#W0, RSF104GLANA#W0           V         NSF104GAANA#W0, RSF104GCANA#W0, RSF104GDNA#W0, RSF104GDNA#W0, RSF104GFANA#W0, RSF104GLANA#W0           V         RSF104GCANA#W0, RSF104GDNA#U0, RSF104GDNA#U0, RSF104GCANA#W0, RSF104GDNA#U0, RSF104GDNA#U0, RSF104GDNA#U0, RSF104GFDNA#U0, RSF104GDNA#U0, RSF104GDNA#W0, RSF104GDNA#W0, RSF104GFDNA#W0, RSF104GCDNA#W0, RSF104GDNA#W0, RSF104GDNA#W0, RSF104GFDNA#W0, RSF104GCDNA#W0, RSF104GDDNA#W0, RSF104GDNA#W0, RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104GDCNA#W0, RSF104GDSNA#W0, RSF104GFGNA#W0, RSF104GGCNA#W0, RSF104GDCNA#W0, RSF104GDSNA#W0, RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104GDCNA#W0, RSF104GDSNA#W0, RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104GDCNA#W0, RSF104GDSNA#W0, RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104GDCNA#W0, RSF104GDSNA#W0, RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104GDCNA#W0, RSF104GDSNA#W0, RSF104GFGNA#W0, RSF104GGCNA#W0, RSF104JDAFA#V0, RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104JDAFA#V0, RSF104GFGNA#W0, RSF104GLGNA#W0, RSF104GFGNA#W0, RSF104JDAFA#V0, RSF104JDAFA#V0, RSF104JGCFA#V0, RSF104JDAFA#V0, RSF104JDAFA#V0, RSF104JGCFA#V0, RSF104JDAFA#V0, RSF104JDAFA#V0, RSF104JGCFA#V0, RSF104JDAFA#V0, RSF104JDAFA#V0, RSF104JGCFA#V0, RSF104JDDFA#V0, RSF104JDAFA#V0, RSF104JGDFA#V0, RSF104JDDFA#V0, RSF104JDFA#V0, RSF104JGDFA#V0, RSF104JDDFA#V0, RSF104JDF				R5F104GKGFB#50, R5F104GLGFB#50
(7 × 7 mm, 0.5 mm pitch)         R5F104GFANA#U0, R5F104GGANA#U0, R5F104GGANA#U0, R5F104GGANA#U0, R5F104GGANA#U0, R5F104GGANA#W0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#W0, R5F104JGGA#X0, R5F104JGGDNA#W0, R5F104JGGDA#X0, R5F104JGGDA#X0, R5F104JGGDA#X0, R5F104JGGA#X0, R5F104JGGA#X		48-pin plastic HWQFN	А	R5F104GAANA#U0, R5F104GCANA#U0, R5F104GDANA#U0, R5F104GEANA#U0,
52 pins         52-pin plastic LQFP         A         R5F104GCANA#W0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JJCAFA#V0, R5F104JCD		$(7 \times 7 \text{ mm}, 0.5 \text{ mm pitch})$		R5F104GFANA#U0, R5F104GGANA#U0, R5F104GHANA#U0, R5F104GJANA#U0
52 pins         52-pin plastic LQFP         A         R5F104GKANA#W0, R5F104GGANA#W0, R5F104GGANA#W0, R5F104GGANA#W0, R5F104GGANA#W0, R5F104GGANA#U0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JJAFA#X0, R5F104JJAFA#X0, R5F104JJAFA#X0, R5F104JJAFA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JJAFA#X0, R5F104JJAFA#X0, R5F104JJAFA#X0, R5F104JGAA#X0, R5F104JGFA#X0, R5F104JJAFA#X0, R5F10				R5F104GAANA#W0, R5F104GCANA#W0, R5F104GDANA#W0, R5F104GEANA#W0,
52 pins         52-pin plastic LQFP         A         R5F104JCAA#V0, R5F104GLGNA#U0, R5F104GDNA#U0, R5F104GDNA#W0, R5F104GGNA#U0, R5F104GGNA#U0, R5F104GGGNA#W0, R5F104JGGAA#V0, R				R5F104GFANA#W0, R5F104GGANA#W0, R5F104GHANA#W0, R5F104GJANA#W0
52 pins         52-pin plastic LQFP         A         R5F104GKANA#W0, R5F104GCDNA#U0, R5F104JCDNA#U0, R5F104GDDNA#U0, R5F104GDNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GGNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GGNA#W0, R5F104GDRNA#W0, R5F104GGNA#W0, R5F104GDRNA#W0, R5F104JDRFNA#V0, R5F104JJDFNA#V0, R5F104JJDF				R5F104GKANA#U0, R5F104GLANA#U0
b         D         R5F104GADNA#U0, R5F104GCDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#W0, R5F104GDNA#U0, R5F104JDAFA#V0, R5F104JDAFA#				R5F104GKANA#W0, R5F104GLANA#W0
S2 pins         52-pin plastic LQFP         A         R5F104GRNA#V0, R5F104GGNA#W0, R5F104GGGNA#W0, R5F104JGFA#X0, R5F104JGGFA#X0, R5F104JGGA#X0, R5F104JGGA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JJGFA#X0, R5F104JGG			D	R5F104GADNA#U0, R5F104GCDNA#U0, R5F104GDDNA#U0, R5F104GEDNA#U0,
Separation         RSF104GADNA#W0, RSF104GCDNA#W0, RSF104GDDNA#W0, RSF104GEDNA#W0, RSF104GFDNA#W0, RSF104GGDNA#W0, RSF104GDNA#W0, RSF104GJDNA#W0, RSF104GGDNA#U0, RSF104GGDNA#U0, RSF104GDNA#U0, RSF104GJDNA#W0, RSF104GGNA#U0, RSF104GGQNA#U0, RSF104GGDNA#W0, RSF104GJGNA#U0 RSF104GGNA#W0, RSF104GGQNA#W0, RSF104GDNA#W0, RSF104GJGNA#W0 RSF104GGNA#W0, RSF104GGQNA#W0, RSF104GDNA#W0, RSF104GJGNA#W0 RSF104GGNA#W0, RSF104GLGNA#W0 RSF104GGNA#W0, RSF104GLGNA#W0 RSF104GGNA#W0, RSF104GLGNA#W0 RSF104GGNA#W0, RSF104JDAFA#V0, RSF104JEAFA#V0, RSF104JFAFA#V0, RSF104JGAFA#V0, RSF104JDAFA#V0, RSF104JEAFA#V0, RSF104JFAFA#V0, RSF104JGAFA#V0, RSF104JDAFA#V0, RSF104JAFAFA#V0, RSF104JGAFA#V0, RSF104JDAFA#V0, RSF104JJAFA#V0, RSF104JGAFA#V0, RSF104JDAFA#X0, RSF104JJAFA#X0, RSF104JGAFA#X0, RSF104JDDFA#V0, RSF104JJAFA#X0, RSF104JGAFA#V0, RSF104JDDFA#V0, RSF104JJAFA#X0, RSF104JGDFA#V0, RSF104JDDFA#V0, RSF104JJDFA#X0, RSF104JGDFA#V0, RSF104JDDFA#X0, RSF104JJDFA#X0, RSF104JGDFA#V0, RSF104JDDFA#X0, RSF104JJDFA#X0, RSF104JGDFA#V0, RSF104JDGFA#V0, RSF104JJDFA#X0, RSF104JGGFA#V0, RSF104JDGFA#V0, RSF104JJDFA#X0, RSF104JGGFA#V0, RSF104JDGFA#X0, RSF104JJDFA#X0, RSF104JGGFA#V0, RSF104JDGFA#V0, RSF104JJDFA#X0, RSF104JGGFA#V0, RSF104JDGFA#V0, RSF104JJGFA#V0, RSF104JGGFA#V0, RSF104JDGFA#X0, RSF104JJGFA#X0, RSF104JGGFA#V0, RSF104JJGFA#X0, RSF104JJGFA#X0, RSF104JGGFA#V0, RSF104JJGFA#X0, RSF104JJGFA#X0, RSF104JGGFA#X0, RSF104JJGFA#X0, RSF104JJGFA#X0, RSF104JGGFA#X0, RSF104JJGFA#X0, RSF104JJGFA#X0, RSF104JGGFA#X0, RSF104JJGFA#X0, RSF104JJGFA#X0, RSF104JGGFA#X0, RSF104JJGFA#X0, RSF104JJGFA#X0, RSF104JGGFA#X0, RSF104JJGFA#X0, RSF104JJGFA#X0, RSF104JGGFA#X0, RSF104JJGFA#X0, RSF104JJGFA#X0, RSF104JGGFA				R5F104GFDNA#U0, R5F104GGDNA#U0, R5F104GHDNA#U0, R5F104GJDNA#U0
52 pins         52-pin plastic LQFP         A         R5F104GF0NA#W0, R5F104JGCGNA#U0, R5F104JGCGNA#U0, R5F104JGGGNA#W0, R5F104JGGGNA#W0, R5F104GJGNA#W0, R5F104GGGNA#W0, R5F104GJGNA#W0, R5F104GJGNA#W0, R5F104GGGNA#W0, R5F104GGGNA#W0, R5F104GGGNA#W0, R5F104GJGNA#W0, R5F104GGGNA#W0, R5F104GGGA#W0, R5F104GGGNA#W0, R5F104GGGGGA#W0, R5F104GGGGNA#W0, R5F104GGGGNA#W0, R5F104GGGGNA#W0,				R5F104GADNA#W0, R5F104GCDNA#W0, R5F104GDDNA#W0, R5F104GEDNA#W0,
G R5F104GAGNA#U0, R5F104GCGNA#U0, R5F104GDGNA#U0, R5F104GDGNA#U0, R5F104GEGNA#U0, R5F104GFGNA#U0, R5F104GGGNA#U0, R5F104GDGNA#U0, R5F104GJGNA#U0 R5F104GGGNA#W0, R5F104GGGNA#W0, R5F104GDGNA#W0, R5F104GJGNA#W0 R5F104GFGNA#W0, R5F104GGGNA#W0, R5F104GDGNA#W0, R5F104GJGNA#W0 R5F104GKGNA#W0, R5F104GLGNA#W0 S52 pins 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch) A R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JJAFA#V0, R5F104JGAFA#V0, R5F104JDAFA#V0, R5F104JJAFA#V0 R5F104JGAFA#V0, R5F104JDAFA#V0, R5F104JJAFA#V0 R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0 R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0 R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0 R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJAFA#X0 R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0 R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0 R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0 R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0 R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JDFA#V0 R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0 R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JDFA#V0 R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0 R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0 R5F104JGDFA#V0, R5F104JDGFA#V0, R5F104JJDFA#V0 R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJGFA#V0 R5F104JGGFA#V0, R5F104JJGFA#V0 R5F104JGGFA#V0, R5F104JJGFA#V0 R5F104JGGFA#V0, R5F104JJGFA#V0 R5F104JGGFA#V0, R5F104JJGFA#V0 R5F104JGGFA#V0, R5F104JJGFA#V0 R5F104JGGFA#V0, R5F104JJGFA#V0 R5F104JGGFA#V0, R5F104JJGFA#V0 R5F104JGGFA#X0, R5F104JJGFA#X0 R5F104JGGFA#X0, R5F104JJGFA#X0 R5F104JGGFA#X0, R5F104JJGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JGGFA#X0 R5F104JG				R5F104GFDNA#W0, R5F104GGDNA#W0, R5F104GHDNA#W0, R5F104GJDNA#W0
52 pins       52-pin plastic LQFP       A       R5F104GRGNA#U0, R5F104GCGNA#U0, R5F104GGGNA#W0, R5F104GGGNA#W0, R5F104GJGNA#W0         52 pins       52-pin plastic LQFP       A       R5F104GRGNA#W0, R5F104JGGNA#W0       R5F104JGAGNA#W0         52 pins       52-pin plastic LQFP       A       R5F104JGAFA#V0, R5F104JDAFA#V0, R5F104JBAFA#V0, R5F104JJAFA#V0, R5F104JJAFA#V0, R5F104JJAFA#V0, R5F104JJAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JJAFA#V0, R5F104JJAFA#V0, R5F104JJAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JJAFA#X0         D       R5F104JGAFA#V0, R5F104JDAFA#V0, R5F104JDAFA#X0, R5F104JFAFA#X0, R5F104JGAFA#X0, R5F104JGA#X0, R5F104JJGA#X0, R5F104JJGA#X0, R5F104JGA#X0, R5F104JGA			G	R5F104GAGNA#U0, R5F104GCGNA#U0, R5F104GDGNA#U0, R5F104GEGNA#U0,
R5F104CAGNA#W0, R5F104GCGNA#W0, R5F104GDGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0         S2 pins       52-pin plastic LQFP       A       R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0, R5F104JFAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#X0, R5F104JJGA#X0, R5F104JJGA#X0, R5F104JJGA#X0, R5F104JJGA#X0, R5F104JGA#X0, R5F104JJGA#X0, R5				
S2 pins       52-pin plastic LQFP       A       R5F104GKGNA#W0, R5F104GLGNA#W0         (10 × 10 mm, 0.65 mm pitch)       A       R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JAFA#X0, R5F104JAFA#X0, R5F104JGAFA#X0, R5F104JGA				R5F104GAGNA#W0, R5F104GCGNA#W0, R5F104GDGNA#W0, R5F104GEGNA#W0,
S2 pins       52-pin plastic LQFP       A       R5F104GKGNA#V0, R5F104GLGNA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0,         (10 × 10 mm, 0.65 mm pitch)       A       R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JJAFA#V0         R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,       R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,       R5F104JGAFA#X0, R5F104JDAFA#X0,         R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,       R5F104JGAFA#X0, R5F104JDDFA#X0,         R5F104JGDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,       R5F104JGDFA#V0,         R5F104JGDFA#V0, R5F104JDDFA#X0, R5F104JJDFA#V0,       R5F104JGDFA#V0,         R5F104JGDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,       R5F104JGDFA#X0, R5F104JDDFA#X0,         R5F104JGDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,       R5F104JGDFA#X0, R5F104JDDFA#X0,         R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJDFA#X0,       R5F104JGGFA#V0, R5F104JDGFA#V0,         R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJGFA#V0,       R5F104JGGFA#V0, R5F104JDGFA#V0,         R5F104JGGFA#X0, R5F104JDGFA#X0, R5F104JJGFA#V0,       R5F104JGGFA#X0, R5F104JJGFA#X0,         R5F104JGGFA#X0, R5F104JDGFA#X0, R5F104JJGFA#X0,       R5F104JGGFA#X0, R5F104JJGFA#X0,				
52 pins       52-pin plastic LQFP       A       R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0,         (10 × 10 mm, 0.65 mm pitch)       A       R5F104JCAFA#V0, R5F104JHAFA#V0, R5F104JJAFA#V0         R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,       R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,       R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JDAFA#X0,       R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JDAFA#X0,       R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JCDFA#V0, R5F104JDAFA#X0, R5F104JDAFA#X0,       R5F104JCDFA#V0, R5F104JDDFA#V0, R5F104JDAFA#V0,         R5F104JCDFA#X0, R5F104JDDFA#V0, R5F104JDAFA#X0,       R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JDAFA#X0,         R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JDAFA#X0,       R5F104JGDFA#X0, R5F104JDAFA#X0, R5F104JDAFA#X0,         R5F104JCDFA#X0, R5F104JDGFA#X0, R5F104JDAFA#X0,       R5F104JGGFA#X0, R5F104JDGFA#X0, R5F104JJGFA#V0,         R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JJGFA#X0,       R5F104JGGFA#X0, R5F104JJGFA#X0, R5F104JJGFA#X0,         R5F104JGGFA#X0, R5F104JJGGFA#X0, R5F104JJGFA#X0,       R5F104JGGFA#X0, R5F104JJGFA#X0, R5F104JJGFA#X0,				
52 pins       52-pin plastic LQFP       A       R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0, R5F104JFAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#X0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#X0, R5F104JJGGFA#X0, R5F104JJGGFA#X0	50			
(10 × 10 mm, 0.05 mm pich)       RSF 104JGAFA#V0, RSF 104JBAFA#V0, RSF 104JAFA#V0         RSF 104JCAFA#X0, RSF 104JDAFA#X0, RSF 104JAFA#V0       RSF 104JCAFA#X0, RSF 104JDAFA#X0, RSF 104JAFA#V0         RSF 104JCAFA#X0, RSF 104JDAFA#X0, RSF 104JAFA#V0       RSF 104JGAFA#X0, RSF 104JDAFA#X0, RSF 104JJAFA#X0         D       RSF 104JCDFA#V0, RSF 104JDDFA#V0, RSF 104JDAFA#X0         RSF 104JGDFA#V0, RSF 104JDDFA#V0, RSF 104JJDFA#V0       RSF 104JGDFA#V0, RSF 104JDDFA#V0, RSF 104JJDFA#V0         RSF 104JCDFA#X0, RSF 104JDDFA#X0, RSF 104JDDFA#X0, RSF 104JEDFA#X0, RSF 104JGDFA#X0, RSF 104JGDFA#X0, RSF 104JDDFA#X0       RSF 104JGDFA#X0, RSF 104JDDFA#X0, RSF 104JDDFA#X0         G       RSF 104JCGFA#V0, RSF 104JDGFA#V0, RSF 104JJGFA#V0, RSF 104JGGFA#V0, RSF 104JGGFA#X0, RSF 104JJGGFA#X0	52 pins	52-pin plastic LQFP	A	R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0,
R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JEAFA#X0, R5F104JFAFA#X0,         R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JGAFA#X0, R5F104JDDFA#V0, R5F104JJEDFA#V0,         R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0,         R5F104JCDFA#X0, R5F104JDDFA#V0, R5F104JJDFA#V0,         R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,         R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,         R5F104JGDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,         R5F104JGDFA#X0, R5F104JDGFA#X0, R5F104JJDFA#X0,         R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJGFA#V0,         R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJGFA#V0,         R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JJGFA#X0,         R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JGFA#X0,         R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGFA#X0,         R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JJGFA#X0,				
DR5F104JCDFA#V0, R5F104JDDFA#V0, R5F104JEDFA#V0, R5F104JEDFA#V0, R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0 R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JEDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0GR5F104JGDFA#X0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0, R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJGFA#V0, R5F104JGGFA#V0, R5F104JJGFA#V0, R5F104JJGFA#V0, R5F104JGGFA#V0, R5F104JJGFA#V0, R5F104JJGFA#V0, R5F104JGGFA#X0, R5F104JJGFA#V0, R5F104JJGFA#V0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JJGGFA#X0, R5F104JGGFA#X0, R5F104JJGGFA#X0, R5F104JGGFA#X0, R5F104JJGGFA#X0, R5F104JJGGFA#X0, R5F104JJGFA#X0, R5F104J				RSF 104JCAFA#X0, RSF 104JDAFA#X0, RSF 104JEAFA#X0, RSF 104JFAFA#X0,
BFIGH 10430DF A#V0, R0F 10430DF A#X0, R0F 10430DF A#X0				
R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JEDFA#X0, R5F104JEDFA#X0, R5F104JGDFA#X0, R5F104JDGFA#X0, R5F104JJDFA#X0GR5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0, R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0 R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JJGFA#X0			D	R5F104.JGDFA#V0, R5F104.JHDFA#V0, R5F104.JJDFA#V0, R5F104.JJDFA#V0,
G       R5F104JGDFA#X0, R5F104JHDFA#X0, R5F104JJGFA#X0         G       R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#X0, R5F104JJGFA#X0, R5F104JJGFA#X0				
G         R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0,           R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0         R5F104JGGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0,           R5F104JCGFA#X0, R5F104JGGFA#X0, R5F104JGFA#X0,         R5F104JGGFA#X0, R5F104JGGFA#X0,				R5F104JGDFA#X0, R5F104JHDFA#X0, R5F104JJDFA#X0
R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0 R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0, R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0			G	R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0. R5F104JFGFA#V0.
R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0, R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0			_	R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0
R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0				R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0.
				R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0

Note

For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

## 1.3.10 100-pin products

• 100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)



Note Mounted on the 384 KB or more code flash memory products.

- Caution 1. Make EVsso, EVss1 pins the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}).$
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the Vss, EVss0 and EVss1 pins to separate ground lines.
- **Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

RENESAS

## **1.6** Outline of Functions

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 16 KB to 64 KB)]

## Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

					(1/2)		
		30-pin	32-pin	36-pin	40-pin		
	Item	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)		
Code flash memo	ry (KB)	16 to 64	16 to 64	16 to 64	16 to 64		
Data flash memor	у (КВ)	4	4	4	4		
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note		
Address space		1 MB					
Main system clock	High-speed system clock High-speed on-chip oscillator clock (fiH)	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)HS (high-speed main) mode:1 to 20 MHz (VDD = 2.7 to 5.5 V),HS (high-speed main) mode:1 to 16 MHz (VDD = 2.4 to 5.5 V),LS (low-speed main) mode:1 to 8 MHz (VDD = 1.8 to 5.5 V),LV (low-voltage main) mode:1 to 4 MHz (VDD = 1.6 to 5.5 V)HS (high-speed main) mode:1 to 32 MHz (VDD = 2.7 to 5.5 V),					
		LS (low-speed main) mode	e: 1 to 8 MHz (VDD = 1.8	to 5.5 V),			
Subsystem clock		LV (low-voltage main) mod	ue: 1 to 4 MHZ (VDD = 1.t	10 5.5 V)	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz		
Low-speed on-chi	p oscillator clock	15 kHz (TYP.): VDD = 1.6 t	o 5.5 V				
General-purpose	register	8 bits $\times$ 32 registers (8 bits	$s \times 8$ registers $\times 4$ banks)				
Minimum instructi	on execution time	$0.03125\mu s$ (High-speed o	n-chip oscillator clock: fін	= 32 MHz operation)			
		$0.05 \ \mu s$ (High-speed syste	em clock: fmx = 20 MHz op	eration)			
			—		30.5 μs (Subsystem clock: fsuв = 32.768 kHz operation)		
Instruction set		<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/log</li> <li>Multiplication (8 bits × 8</li> <li>Multiplication and Accun</li> <li>Rotate, barrel shift, and</li> </ul>	gical operation (8/16 bits) bits, 16 bits × 16 bits), Div nulation (16 bits × 16 bits bit manipulation (Set, rese	ision (16 bits ÷ 16 bits, 32 ∣ + 32 bits) ₂t, test, and Boolean operai	bits ÷ 32 bits) tion), etc.		
I/O port	Total	26	28	32	36		
	CMOS I/O	21	22	26	28		
	CMOS input	3	3	3	5		
	CMOS output	—	_	—	—		
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3		
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer R	RJ: 1 channel, Timer RD: 2	channels, Timer RG: 1 ch	annel)		
	Watchdog timer	1 channel					
	Real-time clock (RTC)	1 channel					
	12-bit interval timer	1 channel					
	Timer output	Timer outputs: 13 channels PWM outputs: 9 channels					
	RTC output		_		1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)		

(Note is listed on the next page.)



(R20UT2944).

 Note
 The flash library uses RAM in self-programming and rewriting of the data flash memory.

 The target products and start address of the RAM areas used by the flash library are shown below.

 R5F104xL (x = G, L, M, P): Start address F3F00H

 For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family



- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- **Note 2.** During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 32 MHz
    - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
  - LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 8 MHz
  - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsuB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



#### (4) Peripheral Functions (Common to all products)

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Condit	ions	MIN.	MIN.         TYP.         MAX.         I           0.20         0.02         1           0.02         0.02         1           0.02         0.02         1           0.02         0.02         1           0.02         0.02         1		Unit
Low-speed on-chip oscilla- tor operating current	I <sub>FIL</sub> Note 1				0.20		μA
RTC operating current	IRTC Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operat- ing current	I <sub>IT</sub> Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter operating cur- rent	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μA
Temperature sensor operat- ing current	ITMPS Note 1				75.0		μA
D/A converter operating cur- rent	IDAC Notes 1, 11, 13	Per D/A converter channel			1.5	mA	
Comparator operating cur-	nparator operating cur- I <sub>CMP</sub> Notes 1, 12, 13 VDD = 5.0 V,		Window mode		12.5		μA
rent		Regulator output voltage = 2.1 V	Comparator high-speed mode		6.5		μΑ
			Comparator low-speed mode	MIN.         TYP.         MAX           0.20         0.20           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.02           0.02         0.5           0.5         0.7           0.5         0.7           0.5         0.7           0.5         0.7           0.5         0.7           0.5         0.7           0.5         0.7           0.5         0.7           0.5         0.7           0.5         0.6           0.5         0.6           0.5         0.6           0.5         0.6           0.5         0.6           0.5         0.6           0.5         0.6           0.5 <t< td=""><td></td><td>μA</td></t<>		μA	
		Dates 1, 2, 3         iss 1, 2, 4         otes 1, 2, 5       fiL = 15 kHz         otes 1, 6       When conversion at maximum speed       Normal mode, $AV_{REFP} = V_{DD} = 5.0 V$ Note 1       Note 1         Note 1       VDD = 5.0 V, Regulator output voltage = 2.1 V       Window mode Comparator high-speed mod Comparator low-speed mod         VDD = 5.0 V, Regulator output voltage = 1.8 V       Window mode Comparator low-speed mod         VDD = 5.0 V, Regulator output voltage = 1.8 V       Window mode Comparator high-speed mod Comparator low-speed mod         vbtes 1, 7       Image: Comparator low-speed mod Comparator low-speed mod         ites 1, 7       Image: Comparator low-speed mod Comparator low-speed mod         ites 1, 8       ADC operation       The mode is performed Note The A/D conversion opera- tions are performed, Low vo age mode, AVREFP = VDD = 3.0 V         CSI/UART operation       DTC operation	Window mode		8.0		μA
				4.0		μΑ	
		Low voltage mod AVREFP = VDD = 3         IEF Note 1         IS Notes 1, 11, 13         Per D/A converter channel         Notes 1, 12, 13         VDD = 5.0 V, Regulator output voltage = 2.1 V         VDD = 5.0 V, Regulator output voltage = 1.8 V         VDD = 5.0 V, Regulator output voltage = 1.8 V         VDD = 5.0 V, Regulator output voltage = 1.8 V         VDD = 5.0 V, Regulator output voltage = 1.8 V         Votes 1, 7         Notes 1, 9         Notes 1, 8         V2 Notes 1         ADC operation         The A/D converse tions are perform and mode			1.3		μΑ
LVD operating current	ILVD Notes 1, 7				0.08		μΑ
Self-programming operat- ing current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
			The A/D conversion opera- tions are performed, Low volt- age mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		1.20	1.44	
		CSI/UART operation			0.70	0.84	
		DTC operation			3.10		

Note 1. Current flowing to VDD.

Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.

Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.

Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.



TCY vs VDD (LS (low-speed main) mode)

TCY vs VDD (LV (low-voltage main) mode)







## CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

#### RL78/G14

# (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions	HS (high-s main) mo	peed ode	LS (low-speed mode	d main)	LV (low-vo main) mo	ltage ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксү1	tксү1 ≥ 2/fc∟к	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	200		1150		1150		ns
			$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ C_{b} = 20 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$	300		1150		1150		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq EV_{DDO} \\ 2.7 \ V \leq V_b \leq 4 \\ C_b = 20 \ pF, \ R_b \end{array}$	o ≤ 5.5 V, .0 V, = 1.4 kΩ	tkcy1/2 - 50		tkcy1/2 - 50		tkcy1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq 2 \\ C_{b} = 20 \ pF, \ R_{b} \end{array}$	< 4.0 V, 2.7 V, = 2.7 kΩ	tксү1/2 - 120		tксү1/2 - 120		tксү1/2 - 120		ns
SCKp low-level width	tĸ∟ı			tксү1/2 - 7		tксү1/2 - 50		tkcy1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq 1 \\ C_{b} = 20 \ pF, \ R_{b} \end{array}$	< 4.0 V, 2.7 V, = 2.7 kΩ	tксү1/2 - 10		tkcy1/2 - 50		tkcy1/2 - 50		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsiк1	$\begin{array}{l} 4.0 \ V \leq EV_{DDO} \\ 2.7 \ V \leq V_{b} \leq V_{b} \\ C_{b} = 20 \ pF, \ R_{b} \end{array}$	0 ≤ 5.5 V, 4.0 V, = 1.4 kΩ	58		479		479		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} \texttt{=} 20 \ pF, \ R_{b} \end{array}$	< 4.0 V, 2.7 V, = 2.7 kΩ	121		479		479		ns
SIp hold time (from SCKp↑) <sup>Note 1</sup>	tĸsı1	$\begin{array}{l} 4.0 \ V \leq EV_{DDO} \\ 2.7 \ V \leq V_{b} \leq V_{b} \\ C_{b} \texttt{=} 20 \ pF, \ R_{b} \end{array}$	0 ≤ 5.5 V, 4.0 V, = 1.4 kΩ	10		10		10		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq 1 \\ C_{b} = 20 \ pF, \ R_{b} \end{array}$	< 4.0 V, 2.7 V, = 2.7 kΩ	10		10		10		ns
Delay time from SCKp↓ to SOp out- put <sup>Note 1</sup>	tkso1	$\begin{array}{l} 4.0 \ V \leq EV_{DD}\\ 2.7 \ V \leq V_{b} \leq V\\ C_{b} = 20 \ pF, \ R_{b} \end{array}$	0 ≤ 5.5 V, 4.0 V, = 1.4 kΩ		60		60		60	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} = 20 \ pF, \ R_{b} \end{array}$	< 4.0 V, 2.7 V, = 2.7 kΩ		130		130		130	ns

(TA = -40 to +85°C, 2.7 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(Notes, Caution, and Remarks are listed on the next page.)



## (3) I<sup>2</sup>C fast mode plus

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions		HS (hig main)	h-speed mode	speed LS (low-spe ode main) mod		LV (low main)	LV (low-voltage main) mode			
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
SCLA0 clock frequency	fsc∟	Fast mode plus: fcLk ≥ 10 MHz	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	0	1000	-	_	-	-	kHz		
Setup time of restart condi- tion	tsu: sta	$2.7~V \leq EV_{DD0} \leq 5.5~V$		0.26		—		—		-	_	
Hold time Note 1	thd: STA	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		0.26		—		—		μs		
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	0.5		-	_	-		μs		
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	0.26		-	_	-	-	μs		
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	50		-	_	-	_	ns		
Data hold time (transmission) Note 2	thd: dat	$2.7 \text{ V} \leq EV_{DD0} \leq 5$	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		0.45	-	_	-	-	μs		
Setup time of stop condition	tsu: sto	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	0.26		-	_	-	_	μs		
Bus-free time	<b>t</b> BUF	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	0.5		-	_	_	_	μs		

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the DEDAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- Note 3. The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows. Fast mode plus: Cb = 120 pF, Rb = 1.1 k $\Omega$

## **IICA serial transfer timing**



Remark n = 0, 1



## RL78/G14

## 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, T <sub>A</sub> = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

(TA = -40 to +85°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V, HS (high-speed main) mode)

## 2.6.3 D/A converter characteristics

## (TA = -40 to +85°C, 1.6 V $\leq$ EVsso = EVss1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVsso = EVss1 = 0 V)

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M $\Omega$	$1.8~V \le V_{DD} \le 5.5~V$			±2.5	LSB
		Rload = 8 M $\Omega$	$1.8~V \le V_{DD} \le 5.5~V$			±2.5	LSB
Settling time	<b>t</b> SET	Cload = 20 pF	$2.7~V \leq V_{DD} \leq 5.5~V$			3	μs
			$1.6 \text{ V} \le \text{V}_{\text{DD}}$ < 2.7 V			6	μs



## 2.6.4 Comparator

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		EVDD0 - 1.4	V
	lvcmp			-0.3		EVDD0 + 0.3	V
Output delay	td	V <sub>DD</sub> = 3.0 V Input slew rate > 50 mV/µs	Comparator high-speed mode, standard mode			1.2	μs
Output delay     td       High-electric-potential     V       reference voltage     V       Low-electric-potential ref-     V			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode	e, window mode		0.76 Vdd		V
Low-electric-potential ref- erence voltage	VTW-	Comparator high-speed mode	e, window mode		0.24 VDD		V
Operation stabilization wait time	tсмр			100			μs
Internal reference voltage Note	VBGR	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{HS}$ (h	nigh-speed main) mode	1.38	1.45	1.50	V

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Note Not usable in LS (low-speed main) mode, LV (low-voltage main) mode, sub-clock operation, or STOP mode.

## 2.6.5 POR circuit characteristics

#### (TA = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	VPOR	Voltage threshold on VDD rising	1.47	1.51	1.55	V
	VPDR	Voltage threshold on VDD falling Note 1	1.46	1.50	1.54	V
Minimum pulse width Note 2	TPW		300			μs

**Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 2.4 AC Characteristics.

Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





## 3.2 Oscillator Characteristics

## 3.2.1 X1, XT1 characteristics

#### $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V \text{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.7 \text{ V}$	1.0		16.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

## 3.2.2 On-chip oscillator characteristics

#### (TA = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Oscillators	Parameters	Co	onditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін					32	MHz
High-speed on-chip oscillator clock frequency		-20 to +85°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-1.0		+1.0	%
accuracy		-40 to -20°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-1.5		+1.5	%
		+85 to +105°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



<R> <R>

<R> <R>

<R> <R>

## (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

## (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	arameter Symbol Conditions					MIN.	TYP.	MAX.	Unit	
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.9		mA
current Note 1		ing mode	mode Note 5	fiн = 32 MHz Note 3	operation	VDD = 3.0 V		2.9		-
				fносо = 32 MHz, fiн = 32 MHz <sup>Note 3</sup>	Basic operation	VDD = 5.0 V		2.5		
						VDD = 3.0 V		2.5		
			HS (high-speed main) mode Note 5	fносо = 64 MHz,	Normal	VDD = 5.0 V		6.0	11.2	mA
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		6.0	11.2	
				fносо = 32 MHz, fiн = 32 MHz <sup>Note 3</sup>	Normal operation	VDD = 5.0 V		5.5	10.6	
						VDD = 3.0 V		5.5	10.6	
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.7	8.6	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.7	8.6	
				fносо = 24 MHz, fiн = 24 MHz <sup>Note 3</sup>	Normal	VDD = 5.0 V		4.4	8.2	-
					operation	VDD = 3.0 V		4.4	8.2	
				fносо = 16 MHz, fiн = 16 MHz <sup>Note 3</sup>	Normal	VDD = 5.0 V		3.3	5.9	
					operation	VDD = 3.0 V		3.3	5.9	1
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input		3.7	6.8	mA
			mode Note 5			Resonator connection		3.9	7.0	
				f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input		3.7	6.8	
						Resonator connection		3.9	7.0	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.3	4.1	
				VDD = 5.0 V	operation	Resonator connection		2.3	4.2	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input		2.3	4.1	
						Resonator connection		2.3	4.2	
			Subsystem clock operation	fsub = 32.768 kHz <sup>Note 4</sup> TA = -40°C	Normal operation	Square wave input		5.2	7.7	μA
						Resonator connection		5.2	7.7	
				fsub = 32.768 kHz <sup>Note 4</sup> T <sub>A</sub> = +25°C	Normal operation	Square wave input		5.3	7.7	
						Resonator connection		5.3	7.7	1
				fsub = 32.768 kHz Note 4 TA = +50°C	Normal operation	Square wave input		5.5	10.6	
						Resonator connection		5.5	10.6	-
				fsub = 32.768 kHz Note 4 TA = +70°C	Normal operation	Square wave input		5.9	13.2	
						Resonator connection		6.0	13.2	
				fsub = 32.768 kHz <sup>Note 4</sup> TA = +85°C	Normal operation	Square wave input		6.8	17.5	
						Resonator connection	1	6.9	17.5	1
				fsub = 32.768 kHz Note 4	Normal	Square wave input		15.5	77.8	
				TA = +105°C	operation	Resonator connection		15.5	77.8	

(Notes and Remarks are listed on the next page.)



<R>

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.93	5.16	mA
rent Note 1	Note 2		mode Note 7	fiH = 32 MHz Note 4	VDD = 3.0 V		0.93	5.16	
				fносо = 32 MHz,	VDD = 5.0 V		0.5	4.47	1
				fiн = 32 MHz Note 4	VDD = 3.0 V		0.5	4.47	
				fносо = 48 MHz,	VDD = 5.0 V		0.72	4.08	
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.72	4.08	1
				fносо = 24 MHz,	V <sub>DD</sub> = 5.0 V		0.42	3.51	
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.42	3.51	
				fносо = 16 MHz,	VDD = 5.0 V		0.39	2.38	
				fiH = 16 MHz Note 4	VDD = 3.0 V		0.39	2.38	
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	2.83	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.41	2.92	
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	2.83	
				VDD = 3.0 V	Resonator connection		0.41	2.92	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.21	1.46	
				VDD = 5.0 V	Resonator connection		0.26	1.57	
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.21	1.46	1
				VDD = 3.0 V	Resonator connection		0.26	1.57	1
			Subsystem clock oper-	fsue = 32.768 kHz Note 5,	Square wave input		0.31	0.76	μΑ
			ation	TA = -40°C	Resonator connection		0.50	0.95	
				fsue = 32.768 kHz Note 5,	Square wave input		0.38	0.76	
				TA = +25°C	Resonator connection		0.57	0.95	
				fsue = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.47	3.59	
				TA = +50°C	Resonator connection		0.70	3.78	
				fsue = 32.768 kHz Note 5,	Square wave input		0.80	6.20	
				T <sub>A</sub> = +70°C	Resonator connection		1.00	6.39	
				fsue = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		1.65	10.56	
				TA = +85°C	Resonator connection		1.84	10.75	
				fsue = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		8.00	65.7	
				T <sub>A</sub> = +105°C	Resonator connection		8.00	65.7	
	IDD3	STOP mode	TA = -40°C				0.19	0.63	μA
	Note 6	Note 8	TA = +25°C				0.30	0.63	
			TA = +50°C				0.41	3.47	
			TA = +70°C				0.80	6.08	
			TA = +85°C				1.53	10.44	
			TA = +105°C				6.50	67.14	

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(Notes and Remarks are listed on the next page.)

- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- **Note 8.** Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fcLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C



## (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Symbol	Conditions		HS (high-speed main) mode		Unit	
					MIN.	MAX.	
Transfer rate		reception	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$			f <sub>MCK</sub> /12 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK}$ = $f_{CLK}$ Note 3		2.6	Mbps
			2.7 2.3	$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$		fмск/12 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK}$ = $f_{CLK}$ $^{Note\ 3}$		2.6	Mbps
			2.4 1.6	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		f <sub>MCK</sub> /12 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate $f_{MCK}$ = $f_{CLK}$ Note 3		2.6	Mbps

**Note 1.** Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

```
Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.
```

 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$ : MAX. 1.3 Mbps

- **Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are: HS (high-speed main) mode:  $32 \text{ MHz} (2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$ 
  - 16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- Remark 1. Vb [V]: Communication line voltage
- **Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



R5F104LCAFB, R5F104LDAFB, R5F104LEAFB, R5F104LFAFB, R5F104LGAFB, R5F104LHAFB, R5F104LJAFB

R5F104LCDFB, R5F104LDDFB, R5F104LEDFB, R5F104LFDFB, R5F104LGDFB, R5F104LHDFB, R5F104LJDFB

R5F104LCGFB, R5F104LDGFB, R5F104LEGFB, R5F104LFGFB, R5F104LGGFB, R5F104LHGFB, R5F104LJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.



## 4.10 100-pin products

R5F104PFAFB, R5F104PGAFB, R5F104PHAFB, R5F104PJAFB R5F104PFDFB, R5F104PGDFB, R5F104PHDFB, R5F104PJDFB R5F104PFGFB, R5F104PGGFB, R5F104PHGFB, R5F104PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69	



©2012 Renesas Electronics Corporation. All rights reserved.



**REVISION HISTORY** 

## RL78/G14 Datasheet

Boy	Date	Description		
Nev.		Page	Summary	
2.00	Oct 25, 2013	112 to 169	Addition of CHAPTER 3 ELECTRICAL SPECIFICATIONS	
		171 to 187	Modification of 4.1 30-pin products to 4.10 100-pin products	
3.00	Feb 07, 2014	All	Addition of products with maximum 512 KB flash ROM and 48 KB RAM	
		1	Modification of 1.1 Features	
		2	Modification of ROM, RAM capacities and addition of note 3	
		3	Modification of Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14	
		6 to 8	Addition of part number	
		15, 16	Modification of 1.3.6 48-pin products	
		17	Modification of 1.3.7 52-pin products	
		18, 19	Modification of 1.3.8 64-pin products	
		20	Modification of 1.3.9 80-pin products	
		21, 22	Modification of 1.3.10 100-pin products	
		35, 37, 39, 41, 43, 45, 47	Modification of operating ambient temperature in 1.6 Outline of Functions	
		42, 43	Addition of table of 48-pin, 52-pin, 64-pin products (code flash memory 384 KB to 512 KB)	
		46, 47	Addition of table of 80-pin, 100-pin products (code flash memory 384 KB to 512 KB)	
		65 to 68	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products	
		118	Modification of 2.7 Data Memory Retention Characteristics	
		137 to 140	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products	
		180	Modification of 3.7 Data Memory Retention Characteristics	
		189, 190	Addition and modification of 4.6 48-pin products	
		191	Modification of 4.7 52-pin products	
		193 to 195	Addition and modification of 4.8 64-pin products	
		198, 199	Addition and modification of 4.9 80-pin products	
		201, 202	Addition and modification of 4.10 100-pin products	
3.20	Jan 05, 2015	p.2	Deletion of R5F104JK and R5F104JL from the list of ROM and RAM capacities and modification of note	
		p.6	Deletion of ordering part numbers of R5F104JK and R5F104JL from 52-pin plastic LQFP package in 1.2 Ordering Information	
		p.6 to 8	Deletion of note 2 in 1.2 Ordering Information	
		p.17	Deletion of note 2 in 1.3.7 52-pin products	
		p.36, 39, 42, 45, 48, 50, 52	Modification of description in 1.6 Outline of Functions	
		p.46, 48	Deletion of description of 52-pin in 1.6 Outline of Functions	
		p.47	Modification of note of 1.6 Outline of Functions	
		p.62, 64, 66, 68, 70, 72	Modification of specifications in 2.3.2 Supply current characteristics	