

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                       |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 31  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 5.5K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 10x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-LQFP   |
| Supplier Device Package    | 44-LQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fedfp-v0 |

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.5.2 32-pin products




**Note** Mounted on the 96 KB or more code flash memory products.

# 1.5.5 44-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

# 1.5.7 52-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

(2/2)

|                       |                      | 30-pin  | 32-pin   | 36-pin                  | 40-pin            |  |  |  |  |
|-----------------------|----------------------|---|--|-------------------------|-------------------|--|--|--|--|
| l <sup>1</sup>        | tem                  | R5F104Ax  | R5F104Bx   | R5F104Cx                | R5F104Ex          |  |  |  |  |
|                       |                      | (x = A, C to E)   | (x = A, C to E)                                  | (x = A, C to E)         | (x = A, C  to  E) |  |  |  |  |
| Clock output/buzzer   | output               | 2   | 2  | 2                       | 2                 |  |  |  |  |
|                       |                      | <ul> <li>[30-pin, 32-pin, 36-pin products]</li> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>[40-pin products]</li> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation)</li> </ul>                 |  |                         |                   |  |  |  |  |
| 8/10-bit resolution A | /D converter         | 8 channels  | 8 channels                                       | 8 channels              | 9 channels        |  |  |  |  |
| Serial interface      |                      | [30-pin, 32-pin products]  • CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel  • CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel  • CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel  [36-pin, 40-pin products]  • CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel  • CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channels |  |                         |                   |  |  |  |  |
|                       | I <sup>2</sup> C bus | 1 channel   | 1 channel  | 1 channel               | 1 channel         |  |  |  |  |
| Data transfer contro  | ller (DTC)           | 28 sources  |  |                         | 29 sources        |  |  |  |  |
| Event link controller | (ELC)                | Event input: 19 Event input: 20 Event trigger output: 7 Event trigger output  |  |                         |                   |  |  |  |  |
| Vectored interrupt    | Internal             | 24  | 24   | 24                      | 24                |  |  |  |  |
| sources               | External             | 6   | 6  | 6                       | 7                 |  |  |  |  |
| Key interrupt         | 1                    | _   | _  | _                       | 4                 |  |  |  |  |
| Reset                 |                      | Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access   |  |                         |                   |  |  |  |  |
| Power-on-reset circu  | uit                  | <ul> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)         <ul> <li>1.51 ±0.06 V (TA = -40 to +105°C)</li> </ul> </li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C)         <ul> <li>1.50 ±0.06 V (TA = -40 to +105°C)</li> </ul> </li> </ul>  |  |                         |                   |  |  |  |  |
| Voltage detector      |                      | 1.63 V to 4.06 V (14 stages)  |  |                         |                   |  |  |  |  |
| On-chip debug funct   | ion                  | Provided  |  |                         |                   |  |  |  |  |
| Power supply voltag   | e                    | V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C)<br>V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)   |  |                         |                   |  |  |  |  |
| Operating ambient to  | emperature           | $T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ (A: Co}$<br>$T_A = -40 \text{ to } +105^{\circ}\text{C} \text{ (G: In}$   | nsumer applications, D: Industrial applications) | dustrial applications), |                   |  |  |  |  |

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

(2/2)

|                       |                      |  | <u> </u>  | <u> </u>                |   |  |  |  |  |
|-----------------------|----------------------|--|---|-------------------------|---|--|--|--|--|
|                       |                      | 30-pin   | 32-pin  | 36-pin                  | 40-pin                                  |  |  |  |  |
| ľ                     | tem                  | R5F104Ax<br>(x = F, G)   | R5F104Bx<br>(x = F, G)  | R5F104Cx<br>(x = F, G)  | R5F104Ex<br>(x = F to H)                |  |  |  |  |
| Clock output/buzzer   | output               | 2  | 2   | 2                       | 2                                       |  |  |  |  |
|                       |                      | (Main system clock: fMA<br>[40-pin products] • 2.44 kHz, 4.88 kHz, 9.7<br>(Main system clock: fMA<br>• 256 Hz, 512 Hz, 1.024 | 6 kHz, 1.25 MHz, 2.5 MHz<br>IN = 20 MHz operation)<br>6 kHz, 1.25 MHz, 2.5 MHz  | z, 5 MHz, 10 MHz        | :, 32.768 kHz                           |  |  |  |  |
| 8/10-bit resolution A | /D converter         | 8 channels   | 8 channels  | 8 channels              | 9 channels                              |  |  |  |  |
| D/A converter         |                      | 1 channel  | 2 channels  | 1                       | I .                                     |  |  |  |  |
| Comparator            |                      | 2 channels   |   |                         |   |  |  |  |  |
| Serial interface      |                      | CSI: 1 channel/UART: 1 CSI: 1 channel/UART: 1 [36-pin, 40-pin products] CSI: 1 channel/UART (I CSI: 1 channel/UART: 1        | <ul> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> </ul> |                         |   |  |  |  |  |
|                       | I <sup>2</sup> C bus | 1 channel  | 1 channel   | 1 channel               | 1 channel                               |  |  |  |  |
| Data transfer contro  | ller (DTC)           | 30 sources   |   | ·L                      | 31 sources                              |  |  |  |  |
| Event link controller | (ELC)                | Event input: 21 Event trigger output: 8  | Event input: 21, Ev   | vent trigger output: 9  | Event input: 22 Event trigger output: 9 |  |  |  |  |
| Vectored interrupt    | Internal             | 24   | 24  | 24                      | 24                                      |  |  |  |  |
| sources               | External             | 6  | 6   | 6                       | 7                                       |  |  |  |  |
| Key interrupt         |                      | _  | _   | _                       | 4                                       |  |  |  |  |
| Reset                 |                      | Internal reset by power-     Internal reset by voltage     Internal reset by illegal   | Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error  |                         |   |  |  |  |  |
| Power-on-reset circu  | uit                  | • Power-down-reset: 1.8  | <ul> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)</li></ul>   |                         |   |  |  |  |  |
| Voltage detector      |                      | 1.63 V to 4.06 V (14 stages)   |   |                         |   |  |  |  |  |
| On-chip debug func    | tion                 | Provided   |   |                         |   |  |  |  |  |
| Power supply voltag   | e                    | V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -<br>V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -                     | ,   |                         |   |  |  |  |  |
| Operating ambient to  | emperature           | $T_A = -40 \text{ to } +85^{\circ}\text{C (A: Co}$ $T_A = -40 \text{ to } +105^{\circ}\text{C (G: In}$                       | nsumer applications, D: In dustrial applications)   | dustrial applications), |   |  |  |  |  |

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

[48-pin, 64-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

|                     |   | 48-pin   | 64-pin  |  |  |  |  |
|---------------------|---|--|---|--|--|--|--|
| I                   | tem   | R5F104Gx   | R5F104Lx  |  |  |  |  |
|                     |   | (x = K, L)   | (x = K, L)  |  |  |  |  |
| Code flash memory   | (KB)  | 384 to 512   | 384 to 512  |  |  |  |  |
| Data flash memory ( | KB)   | 8  | 8   |  |  |  |  |
| RAM (KB)            |   | 32 to 48 Note  | 32 to 48 Note   |  |  |  |  |
| Address space       |   | 1 MB   |   |  |  |  |  |
| Main system clock   | High-speed system clock   | X1 (crystal/ceramic) oscillation, external m HS (high-speed main) mode: 1 to 20 MHz HS (high-speed main) mode: 1 to 16 MHz LS (low-speed main) mode: 1 to 8 MHz LV (low-voltage main) mode: 1 to 4 MHz   | (VDD = 2.7 to 5.5 V),<br>(VDD = 2.4 to 5.5 V),<br>(VDD = 1.8 to 5.5 V), |  |  |  |  |
|                     | High-speed on-chip oscillator clock (fін)                                     | HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)                                       |   |  |  |  |  |
| Subsystem clock     | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz |  |   |  |  |  |  |
| Low-speed on-chip   | oscillator clock  | 15 kHz (TYP.): VDD = 1.6 to 5.5 V  |   |  |  |  |  |
| General-purpose rec | gister  | 8 bits × 32 registers (8 bits × 8 registers × 4  | banks)  |  |  |  |  |
| Minimum instruction | execution time  | 0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)   |   |  |  |  |  |
|                     |   | 0.05 μs (High-speed system clock: fмx = 2  | 0 MHz operation)  |  |  |  |  |
|                     |   | 30.5 μs (Subsystem clock: fsuB = 32.768 k  | Hz operation)   |  |  |  |  |
| Instruction set     |   | <ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits)</li> <li>Multiplication and Accumulation (16 bits &gt; 16 bits)</li> <li>Rotate, barrel shift, and bit manipulation etc.</li> </ul> | oits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32   < 16 bits + 32 bits) |  |  |  |  |
| I/O port            | Total   | 44   | 58  |  |  |  |  |
|                     | CMOS I/O  | 34   | 48  |  |  |  |  |
|                     | CMOS input  | 5  | 5   |  |  |  |  |
|                     | CMOS output   | 1  | 1   |  |  |  |  |
|                     | N-ch open-drain I/O<br>(6 V tolerance)  | 4  | 4   |  |  |  |  |
| Timer               | 16-bit timer  | 8 channels<br>(TAU: 4 channels, Timer RJ: 1 channel, Tir   | ner RD: 2 channels, Timer RG: 1 channel)                                |  |  |  |  |
|                     | Watchdog timer  | 1 channel  |   |  |  |  |  |
|                     | Real-time clock (RTC)   | 1 channel  |   |  |  |  |  |
|                     | 12-bit interval timer   | 1 channel  |   |  |  |  |  |
|                     | Timer output  | Timer outputs: 14 channels<br>PWM outputs: 9 channels  |   |  |  |  |  |
|                     | RTC output  | 1 • 1 Hz (subsystem clock: fsub = 32.768 kH  |   |  |  |  |  |

(Note is listed on the next page.)

# (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

| Items  | Symbol          | Condition   | ons   | MIN.       | TYP. | MAX. | Unit |
|--|-----------------|---|---|------------|------|------|------|
| Timer RD input high-level width, low-level width                             | tтdiн,<br>tтdil | TRDIOA0, TRDIOA1, TRDIOE<br>TRDIOC0, TRDIOC1, TRDIO |   | 3/fclk     |      |      | ns   |
| Timer RD forced cutoff signal  | ttdsil          | P130/INTP0  | 2MHz < fclk ≤ 32 MHz  | 1          |      |      | μs   |
| input low-level width  |                 |   | fclk ≤ 2 MHz  | 1/fclk + 1 |      |      |      |
| Timer RG input high-level  | tтgін,          | TRGIOA, TRGIOB                                      |   | 2.5/fclk   |      |      | ns   |
| width, low-level width   | ttgil           |   |   |            |      |      |      |
| TO00 to TO03,  | fто             | HS (high-speed main) mode                           | $4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$        |            |      | 16   | MHz  |
| TO10 to TO13,<br>TRJI00, TRJ00,  |                 |   | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$ |            |      | 8    | MHz  |
| TRDIOA0, TRDIOA1,  |                 |   | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$  |            |      | 4    | MHz  |
| TRDIOB0, TRDIOB1,  |                 |   | 1.6 V ≤ EVDD0 < 1.8 V                                       |            |      | 2    | MHz  |
| TRDIOC0, TRDIOC1,<br>TRDIOD0, TRDIOD1,<br>TRGIOA, TRGIOB<br>output frequency |                 | LS (low-speed main) mode                            | 1.8 V ≤ EVDD0 ≤ 5.5 V                                       |            |      | 4    | MHz  |
|  |                 |   | 1.6 V ≤ EVDD0 < 1.8 V                                       |            |      | 2    | MHz  |
|  |                 | LV (low-voltage main) mode                          | 1.6 V ≤ EVDD0 ≤ 5.5 V                                       |            |      | 2    | MHz  |
| PCLBUZ0, PCLBUZ1 output  | fPCL            | HS (high-speed main) mode                           | 4.0 V ≤ EVDD0 ≤ 5.5 V                                       |            |      | 16   | MHz  |
| frequency  |                 |   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V                           |            |      | 8    | MHz  |
|  |                 |   | 1.8 V ≤ EVDD0 < 2.7 V                                       |            |      | 4    | MHz  |
|  |                 |   | 1.6 V ≤ EVDD0 < 1.8 V                                       |            |      | 2    | MHz  |
|  |                 | LS (low-speed main) mode                            | 1.8 V ≤ EVDD0 ≤ 5.5 V                                       |            |      | 4    | MHz  |
|  |                 |   | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V                           |            |      | 2    | MHz  |
|  |                 | LV (low-voltage main) mode                          | 1.8 V ≤ EVDD0 ≤ 5.5 V                                       |            |      | 4    | MHz  |
|  |                 |   | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V                           |            |      | 2    | MHz  |
| Interrupt input high-level   | tinth,          | INTP0   | $1.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$       | 1          |      |      | μs   |
| width, low-level width   | tintl           | INTP1 to INTP11                                     | 1.6 V ≤ EVDD0 ≤ 5.5 V                                       | 1          |      |      | μs   |
| Key interrupt input low-level  | tkr             | KR0 to KR7  | 1.8 V ≤ EVDD0 ≤ 5.5 V                                       | 250        |      |      | ns   |
| width  |                 |   | 1.6 V ≤ EVDD0 < 1.8 V                                       | 1          |      |      | μs   |
| RESET low-level width  | trsl            |   |   | 10         |      |      | μs   |

- $\textbf{Remark 1.} \ \ p: CSI \ number \ (p = 00, \, 01, \, 10, \, 11, \, 20, \, 21, \, 30, \, 31), \ m: \ Unit \ number \ (m = 0, \, 1), \\$ 
  - n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  - n: Channel number (mn = 00 to 03, 10 to 13))

#### (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter     | Symbol |           | Conditions   | ٠ ٠  | -speed main)<br>node       | ,    | speed main)<br>node        | ,    | voltage main)<br>mode      | Unit |
|---------------|--------|-----------|--|------|----------------------------|------|----------------------------|------|----------------------------|------|
|               |        |           |  | MIN. | MAX.                       | MIN. | MAX.                       | MIN. | MAX.                       |      |
| Transfer rate |        | reception | $4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$<br>$2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$             |      | f <sub>MCK</sub> /6 Note 1 |      | f <sub>MCK</sub> /6 Note 1 |      | f <sub>MCK</sub> /6 Note 1 | bps  |
|               |        |           | Theoretical value of the maximum transfer rate fmck = fclk Note 4  |      | 5.3                        |      | 1.3                        |      | 0.6                        | Mbps |
|               |        |           | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$<br>$2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$ |      | f <sub>MCK</sub> /6 Note 1 |      | f <sub>MCK</sub> /6 Note 1 |      | f <sub>MCK</sub> /6 Note 1 | bps  |
|               |        |           | Theoretical value of the maximum transfer rate folk Note 4   |      | 5.3                        |      | 1.3                        |      | 0.6                        | Mbps |
|               |        |           | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$<br>$1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$ |      | fмск/6<br>Notes 1, 2, 3    |      | fмск/6<br>Notes 1, 2       |      | fмск/6<br>Notes 1, 2       | bps  |
|               |        |           | Theoretical value of the maximum transfer rate fMCK = fCLK Note 4  |      | 5.3                        |      | 1.3                        |      | 0.6                        | Mbps |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. Use it with  $EVDD0 \ge V_b$ .

Note 3. The following conditions are required for low voltage interface when EVDDO < VDD.

 $2.4~V \leq EV_{DD0} < 2.7~V;$  MAX. 2.6~Mbps

 $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.4 \text{ V}$ : MAX. 1.3 Mbps

**Note 4.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

HS (high-speed main) mode: 32 MHz ( $2.7 \text{ V} \le \text{VdD} \le 5.5 \text{ V}$ )

16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V  $\leq$  VDD  $\leq$  5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V  $\leq$  VDD  $\leq$  5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage

**Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13)

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is

#### (2) I2C fast mode

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter                       | Symbol   | (                           | Conditions            | ` `  | h-speed<br>mode | ,    | v-speed<br>mode | ,    | -voltage<br>mode | Unit |
|---------------------------------|----------|-----------------------------|-----------------------|------|-----------------|------|-----------------|------|------------------|------|
|                                 |          |                             |                       | MIN. | MAX.            | MIN. | MAX.            | MIN. | MAX.             |      |
| SCLA0 clock frequency           | fscL     | Fast mode:                  | 2.7 V ≤ EVDD0 ≤ 5.5 V | 0    | 400             | 0    | 400             | 0    | 400              | kHz  |
|                                 |          | fc∟k ≥ 3.5 MHz              | 1.8 V ≤ EVDD0 ≤ 5.5 V | 0    | 400             | 0    | 400             | 0    | 400              | kHz  |
| Setup time of restart condi-    | tsu: sta | 2.7 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 0.6  |                 | 0.6  |                 | 0.6  |                  | μs   |
| tion                            |          | 1.8 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 0.6  |                 | 0.6  |                 | 0.6  |                  | μs   |
| Hold time Note 1                | thd: STA | 2.7 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 0.6  |                 | 0.6  |                 | 0.6  |                  | μs   |
|                                 |          | 1.8 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 0.6  |                 | 0.6  |                 | 0.6  |                  | μs   |
| Hold time when SCLA0 = "L" tLow |          | 2.7 V ≤ EV <sub>DD0</sub> ≤ | 1.3                   |      | 1.3             |      | 1.3             |      | μs               |      |
|                                 |          | 1.8 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 1.3  |                 | 1.3  |                 | 1.3  |                  | μs   |
| Hold time when SCLA0 = "H"      | thigh    | 2.7 V ≤ EVDD0 ≤             | 5.5 V                 | 0.6  |                 | 0.6  |                 | 0.6  |                  | μs   |
|                                 |          | 1.8 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 0.6  |                 | 0.6  |                 | 0.6  |                  | μs   |
| Data setup time (reception)     | tsu: dat | 2.7 V ≤ EVDD0 ≤             | 5.5 V                 | 100  |                 | 100  |                 | 100  |                  | ns   |
|                                 |          | 1.8 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 100  |                 | 100  |                 | 100  |                  | ns   |
| Data hold time (transmission)   | thd: dat | 2.7 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 0    | 0.9             | 0    | 0.9             | 0    | 0.9              | μs   |
| Note 2                          |          | 1.8 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 0    | 0.9             | 0    | 0.9             | 0    | 0.9              | μs   |
| Setup time of stop condition    | tsu: sto | 2.7 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 0.6  |                 | 0.6  |                 | 0.6  |                  | μs   |
|                                 |          | 1.8 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 0.6  |                 | 0.6  |                 | 0.6  |                  | μs   |
| Bus-free time                   | tbuf     | 2.7 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 1.3  |                 | 1.3  |                 | 1.3  |                  | μs   |
|                                 |          | 1.8 V ≤ EV <sub>DD0</sub> ≤ | 5.5 V                 | 1.3  |                 | 1.3  |                 | 1.3  |                  | μs   |

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode:  $C_b$  = 320 pF,  $R_b$  = 1.1 k $\Omega$ 

#### (3) I2C fast mode plus

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)


| Parameter                               | Symbol   | Conditions                       |                                   | rmbol Conditions |                              |      |      |      | h-speed<br>mode |     |  | , , |  | Unit |
|---|----------|----------------------------------|-----------------------------------|------------------|------------------------------|------|------|------|-----------------|-----|--|-----|--|------|
|   |          |                                  |                                   | MIN.             | MAX.                         | MIN. | MAX. | MIN. | MAX.            |     |  |     |  |      |
| SCLA0 clock frequency                   | fscL     | Fast mode plus:<br>fclk ≥ 10 MHz | 2.7 V ≤ EVDD0 ≤ 5.5 V             | 0                | 1000                         | -    | _    | _    |                 | kHz |  |     |  |      |
| Setup time of restart condition         | tsu: sta | 2.7 V ≤ EVDD0 ≤ 5.5 V 0.26 —     |                                   | _                |                              | _    |      | μs   |                 |     |  |     |  |      |
| Hold time Note 1                        | thd: STA | 2.7 V ≤ EVDD0 ≤ 5.               | 2.7 V ≤ EVDD0 ≤ 5.5 V             |                  |                              | _    |      | _    |                 | μs  |  |     |  |      |
| Hold time when SCLA0 = "L"              | tLOW     | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.   | .5 V                              | 0.5              |                              | _    |      | _    |                 | μs  |  |     |  |      |
| Hold time when SCLA0 = "H"              | tніgн    | 2.7 V ≤ EVDD0 ≤ 5.               | 5 V                               | 0.26             |                              |      | _    | _    | _               | μs  |  |     |  |      |
| Data setup time (reception)             | tsu: dat | 2.7 V ≤ EVDD0 ≤ 5.               | 5 V                               | 50               |                              | -    |      | _    | _               | ns  |  |     |  |      |
| Data hold time (transmission)<br>Note 2 | thd: dat | 2.7 V ≤ EVDD0 ≤ 5.               | 2.7 V ≤ EVDD0 ≤ 5.5 V             |                  | 0.45                         | _    |      | _    | _               | μs  |  |     |  |      |
| Setup time of stop condition            | tsu: sto | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.   | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                  | 2.7 V ≤ EVDD0 ≤ 5.5 V 0.26 — |      | _    | _    |                 | μs  |  |     |  |      |
| Bus-free time                           | tBUF     | 2.7 V ≤ EVDD0 ≤ 5.               | 5 V                               | 0.5              |                              | _    |      | _    |                 | μs  |  |     |  |      |

- Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.
- Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Note 3. The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows. Fast mode plus:  $C_b = 120$  pF,  $R_b = 1.1$  k $\Omega$ 

#### **IICA** serial transfer timing



Remark n = 0, 1

# 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +85°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V, HS (high-speed main) mode)

| Parameter                         | Symbol  | Conditions   | MIN. | TYP. | MAX. | Unit  |
|-----------------------------------|---------|--|------|------|------|-------|
| Temperature sensor output voltage | VTMPS25 | Setting ADS register = 80H, TA = +25°C             |      | 1.05 |      | V     |
| Internal reference voltage        | VBGR    | Setting ADS register = 81H                         | 1.38 | 1.45 | 1.5  | V     |
| Temperature coefficient           | FVTMPS  | Temperature sensor that depends on the temperature |      | -3.6 |      | mV/°C |
| Operation stabilization wait time | tamp    |  | 5    |      |      | μs    |

# 2.6.3 D/A converter characteristics

# (TA = -40 to +85°C, 1.6 V $\leq$ EVss0 = EVss1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter     | Symbol | Cor           | MIN.  | TYP. | MAX. | Unit |     |
|---------------|--------|---------------|---|------|------|------|-----|
| Resolution    | RES    |               |   |      |      | 8    | bit |
| Overall error | AINL   | Rload = 4 MΩ  | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                     |      |      | ±2.5 | LSB |
|               |        | Rload = 8 MΩ  | $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ |      |      | ±2.5 | LSB |
| Settling time | tset   | Cload = 20 pF | $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ |      |      | 3    | μs  |
|               |        |               | 1.6 V ≤ V <sub>DD</sub> < 2.7 V                     |      |      | 6    | μs  |

#### 3.3 DC Characteristics

#### 3.3.1 Pin characteristics

 $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EVDD0 = EVDD1 \le VDD \le 5.5 \text{ V}, VSS = EVSS0 = EVSS1 = 0 \text{ V})$ 

| Items                       | Symbol | Conditions  |                       | MIN.                | TYP. | MAX.           | Unit |
|-----------------------------|--------|---|-----------------------|---------------------|------|----------------|------|
| Output current, high Note 1 | Іон1   | Per pin for P00 to P06,<br>P10 to P17, P30, P31,<br>P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77,<br>P80 to P87, P100 to P102, P110,<br>P111, P120, P130, P140 to P147 | 2.4 V ≤ EVDD0 ≤ 5.5 V |                     |      | -3.0<br>Note 2 | mA   |
|                             |        | Total of P00 to P04, P40 to P47,  | 4.0 V ≤ EVDD0 ≤ 5.5 V |                     |      | -30.0          | mA   |
|                             |        | (When duty < 70% Note 3)  | 2.7 V ≤ EVDD0 < 4.0 V |                     |      | -10.0          | mA   |
|                             |        |   | 2.4 V ≤ EVDD0 < 2.7 V |                     |      | -5.0           | mA   |
|                             |        | P30, P31, P50 to P57,   | 4.0 V ≤ EVDD0 ≤ 5.5 V |                     |      | -30.0          | mA   |
|                             |        |   | 2.7 V ≤ EVDD0 < 4.0 V |                     |      | -19.0          | mA   |
|                             |        | P64 to P67, P70 to P77,<br>P80 to P87, P100, P101, P110,<br>P111, P146, P147<br>(When duty ≤ 70% Note 3)  | 2.4 V ≤ EVDD0 < 2.7 V |                     |      | -10.0          | mA   |
|                             |        | Total of all pins<br>(When duty ≤ 70% Note 3)   | 2.4 V ≤ EVDD0 ≤ 5.5 V |                     |      | -60.0          | mA   |
|                             | -      | Per pin for P20 to P27,<br>P150 to P156   | 2.4 V ≤ VDD ≤ 5.5 V   |                     |      | -0.1<br>Note 2 | mA   |
|                             |        | Total of all pins<br>(When duty ≤ 70% Note 3)   |                       | 2.4 V ≤ VDD ≤ 5.5 V |      |                | -1.5 |

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

**Note 3.** Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoH × 0.7)/(n × 0.01) <Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins = (-10.0 × 0.7)/(80 × 0.01) ≈ -8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Note 2. Do not exceed the total current value.

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

| Items                      | Symbol | Conditions  |                                   | MIN. | TYP. | MAX.           | Unit |
|----------------------------|--------|---|-----------------------------------|------|------|----------------|------|
| Output current, low Note 1 | loL1   | Per pin for P00 to P06,<br>P10 to P17, P30, P31,<br>P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77,<br>P80 to P87, P100 to P102, P110,<br>P111, P120, P130, P140 to P147 |                                   |      |      | 8.5<br>Note 2  | mA   |
|                            |        | Per pin for P60 to P63  |                                   |      |      | 15.0<br>Note 2 | mA   |
|                            |        | Total of P00 to P04, P40 to P47,  | 4.0 V ≤ EVDD0 ≤ 5.5 V             |      |      | 40.0           | mA   |
|                            |        | (Mhan duty < 70% Note 3)  | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V |      |      | 15.0           | mA   |
|                            |        |   | 2.4 V ≤ EVDD0 < 2.7 V             |      |      | 9.0            | mA   |
|                            |        | Total of P05, P06, P10 to P17,  | 4.0 V ≤ EVDD0 ≤ 5.5 V             |      |      | 40.0           | mA   |
|                            |        | P30, P31, P50 to P57,<br>P60 to P67, P70 to P77,  | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V |      |      | 35.0           | mA   |
|                            |        | P80 to P87, P70 to P77,<br>P80 to P87, P100, P101, P110,<br>P111, P146, P147<br>(When duty ≤ 70% Note 3)  | 2.4 V ≤ EVDD0 < 2.7 V             |      |      | 20.0           | mA   |
|                            |        | Total of all pins<br>(When duty ≤ 70% <sup>Note 3</sup> )   |                                   |      |      | 80.0           | mA   |
|                            | lOL2   | Per pin for P20 to P27,<br>P150 to P156   |                                   |      |      | 0.4<br>Note 2  | mA   |
|                            |        | Total of all pins<br>(When duty ≤ 70% Note 3)   | 2.4 V ≤ VDD ≤ 5.5 V               |      |      | 5.0            | mA   |

- Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.
- Note 2. Do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(IoL \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IoL = 10.0 mA Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

# 3.3.2 Supply current characteristics

# (1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = 0 V)

| Parameter             | Symbol |          |  | Conditions  |                      |                         | MIN. | TYP. | MAX. | Unit |
|-----------------------|--------|----------|--|---|----------------------|-------------------------|------|------|------|------|
| Supply Current Note 1 | IDD1   | Operat-  | HS (high-speed main)<br>mode Note 5    | fhoco = 64 MHz,   | Basic operation      | V <sub>DD</sub> = 5.0 V |      | 2.4  |      | mA   |
|                       |        | ing mode |  | fiH = 32 MHz Note 3   |                      | V <sub>DD</sub> = 3.0 V |      | 2.4  |      | -    |
|                       |        |          |  | fHOCO = 32 MHz,<br>fiH = 32 MHz Note 3                      | Basic operation      | V <sub>DD</sub> = 5.0 V |      | 2.1  |      |      |
|                       |        |          |  |   |                      | V <sub>DD</sub> = 3.0 V |      | 2.1  |      |      |
|                       |        |          | HS (high-speed main) mode Note 5       | fHOCO = 64 MHz,<br>fiH = 32 MHz Note 3                      | Normal operation     | V <sub>DD</sub> = 5.0 V |      | 5.1  | 9.3  | mA   |
|                       |        |          |  |   |                      | V <sub>DD</sub> = 3.0 V |      | 5.1  | 9.3  |      |
|                       |        |          |  | fHOCO = 32 MHz,<br>fiH = 32 MHz Note 3                      | Normal operation     | V <sub>DD</sub> = 5.0 V |      | 4.8  | 8.7  |      |
|                       |        |          |  |   |                      | V <sub>DD</sub> = 3.0 V |      | 4.8  | 8.7  |      |
|                       |        |          |  | fносо = 48 MHz,   | Normal               | V <sub>DD</sub> = 5.0 V |      | 4.0  | 7.3  |      |
|                       |        |          |  | fiH = 24 MHz Note 3   | operation            | V <sub>DD</sub> = 3.0 V |      | 4.0  | 7.3  |      |
|                       |        |          |  | fHOCO = 24 MHz,   | Normal operation     | V <sub>DD</sub> = 5.0 V |      | 3.8  | 6.7  |      |
|                       |        |          |  | fiH = 24 MHz Note 3   |                      | V <sub>DD</sub> = 3.0 V |      | 3.8  | 6.7  |      |
|                       |        |          |  | fhoco = 16 MHz,<br>fih = 16 MHz Note 3                      | Normal operation     | V <sub>DD</sub> = 5.0 V |      | 2.8  | 4.9  |      |
|                       |        |          |  |   |                      | V <sub>DD</sub> = 3.0 V |      | 2.8  | 4.9  |      |
|                       |        |          | HS (high-speed main) mode Note 5       | f <sub>MX</sub> = 20 MHz Note 2,<br>V <sub>DD</sub> = 5.0 V | Normal operation     | Square wave input       |      | 3.3  | 5.7  | mA   |
|                       |        |          |  |   |                      | Resonator connection    |      | 3.4  | 5.8  |      |
|                       |        |          |  | f <sub>MX</sub> = 20 MHz Note 2,<br>V <sub>DD</sub> = 3.0 V | Normal operation     | Square wave input       |      | 3.3  | 5.7  |      |
|                       |        |          |  |   |                      | Resonator connection    |      | 3.4  | 5.8  |      |
|                       |        |          |  | fmx = 10 MHz Note 2,  | Normal               | Square wave input       |      | 2.0  | 3.4  |      |
|                       |        |          |  | V <sub>DD</sub> = 5.0 V                                     | operation            | Resonator connection    |      | 2.1  | 3.5  |      |
|                       |        |          |  | fmx = 10 MHz Note 2,<br>VDD = 3.0 V                         | Normal operation     | Square wave input       |      | 2.0  | 3.4  |      |
|                       |        |          |  |   |                      | Resonator connection    |      | 2.1  | 3.5  |      |
|                       |        |          |  | fsuB = 32.768 kHz Note 4<br>TA = -40°C                      | Normal operation     | Square wave input       |      | 4.7  | 6.1  |      |
|                       |        |          | operation                              |   |                      | Resonator connection    |      | 4.7  | 6.1  |      |
|                       |        |          |  | fsuB = 32.768 kHz Note 4<br>TA = +25°C                      | Normal operation     | Square wave input       |      | 4.7  | 6.1  |      |
|                       |        |          |  |   |                      | Resonator connection    |      | 4.7  | 6.1  |      |
|                       |        |          | fsuB = 32.768 kHz Note 4<br>TA = +50°C | Normal operation  | Square wave input    |                         | 4.8  | 6.7  | -    |      |
|                       |        |          |  |   | Resonator connection |                         | 4.8  | 6.7  |      |      |
|                       |        |          | fsuB = 32.768 kHz Note 4               |   | Square wave input    |                         | 4.8  | 7.5  |      |      |
|                       |        |          |  | T <sub>A</sub> = +70°C                                      | operation            | Resonator connection    |      | 4.8  | 7.5  |      |
|                       |        |          |  | fsuB = 32.768 kHz Note 4<br>TA = +85°C                      | Normal operation     | Square wave input       |      | 5.4  | 8.9  |      |
|                       |        |          |  |   |                      | Resonator connection    |      | 5.4  | 8.9  |      |
|                       |        |          |  | fsuB = 32.768 kHz Note 4<br>TA = +105°C                     | Normal operation     | Square wave input       |      | 7.2  | 21.0 |      |
|                       |        |          |  |   |                      | Resonator connection    |      | 7.3  | 21.1 |      |

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{\textcircled{Q}}1 \text{ MHz}$  to 32 MHz  $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{\textcircled{Q}}1 \text{ MHz}$  to 16 MHz
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)

  Remark 3. fil: High-speed on-chip oscillator clock frequency (32 MHz max.)

  Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C


# (1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = 0 V)(2/2)


| Parameter      | Symbol         |                     |  | Conditions  |                         | MIN. | TYP. | MAX.  | Unit |
|----------------|----------------|---------------------|--|---|-------------------------|------|------|-------|------|
| Supply current | IDD2           | HALT mode           | HS (high-speed main)                         | fhoco = 64 MHz,   | V <sub>DD</sub> = 5.0 V |      | 0.80 | 4.36  | mA   |
| Note 1         | Note 2         |                     | mode Note 7                                  | fih = 32 MHz Note 4   | V <sub>DD</sub> = 3.0 V |      | 0.80 | 4.36  |      |
|                |                |                     |  | fhoco = 32 MHz,   | V <sub>DD</sub> = 5.0 V |      | 0.49 | 3.67  |      |
|                |                |                     |  | fiH = 32 MHz Note 4   | V <sub>DD</sub> = 3.0 V |      | 0.49 | 3.67  | •    |
|                |                |                     |  | fносо = 48 MHz,   | V <sub>DD</sub> = 5.0 V |      | 0.62 | 3.42  |      |
|                |                |                     |  | fih = 24 MHz Note 4   | V <sub>DD</sub> = 3.0 V |      | 0.62 | 3.42  |      |
|                |                |                     |  | fHOCO = 24 MHz,   | V <sub>DD</sub> = 5.0 V |      | 0.4  | 2.85  |      |
|                |                |                     |  | fiH = 24 MHz Note 4   | V <sub>DD</sub> = 3.0 V |      | 0.4  | 2.85  |      |
|                |                |                     |  | fHOCO = 16 MHz,<br>fIH = 16 MHz Note 4                                  | V <sub>DD</sub> = 5.0 V |      | 0.37 | 2.08  |      |
|                |                |                     |  |   | V <sub>DD</sub> = 3.0 V |      | 0.37 | 2.08  |      |
|                |                |                     | HS (high-speed main) mode Note 7             | f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,<br>V <sub>DD</sub> = 5.0 V | Square wave input       |      | 0.28 | 2.45  | mA   |
|                |                |                     |  |   | Resonator connection    |      | 0.40 | 2.57  |      |
|                |                |                     |  | f <sub>MX</sub> = 20 MHz Note 3,<br>V <sub>DD</sub> = 3.0 V             | Square wave input       |      | 0.28 | 2.45  |      |
|                |                |                     |  |   | Resonator connection    |      | 0.40 | 2.57  |      |
|                |                |                     |  | f <sub>MX</sub> = 10 MHz Note 3,  | Square wave input       |      | 0.19 | 1.28  |      |
|                |                |                     |  | V <sub>DD</sub> = 5.0 V   | Resonator connection    |      | 0.25 | 1.36  |      |
|                |                |                     |  | fmx = 10 MHz Note 3,  | Square wave input       |      | 0.19 | 1.28  |      |
|                |                |                     |  | V <sub>DD</sub> = 3.0 V   | Resonator connection    |      | 0.25 | 1.36  |      |
|                |                |                     | Subsystem clock                              | fsuB = 32.768 kHz Note 5,   | Square wave input       |      | 0.25 | 0.57  | μΑ   |
|                |                |                     | operation                                    | TA = -40°C  | Resonator connection    |      | 0.44 | 0.76  | Ì    |
|                |                | fsuB = 32.768 kHz N |  | fsuB = 32.768 kHz Note 5,   | Square wave input       |      | 0.30 | 0.57  |      |
|                |                |                     |  | TA = +25°C  | Resonator connection    |      | 0.49 | 0.76  |      |
|                |                |                     |  | fsuB = 32.768 kHz Note 5,   | Square wave input       |      | 0.36 | 1.17  | 1    |
|                |                |                     |  | TA = +50°C  | Resonator connection    |      | 0.59 | 1.36  |      |
|                |                |                     |  | fsuB = 32.768 kHz Note 5,   | Square wave input       |      | 0.49 | 1.97  |      |
|                |                |                     |  | TA = +70°C  | Resonator connection    |      | 0.72 | 2.16  |      |
|                |                |                     |  | fsuB = 32.768 kHz Note 5,   | Square wave input       |      | 0.97 | 3.37  |      |
|                |                |                     |  | TA = +85°C  | Resonator connection    |      | 1.16 | 3.56  |      |
|                |                |                     |  | fsuB = 32.768 kHz Note 5,   | Square wave input       |      | 3.20 | 17.10 | 1    |
|                |                |                     |  | T <sub>A</sub> = +105°C   | Resonator connection    |      | 3.40 | 17.50 |      |
|                | IDD3<br>Note 6 |                     | T <sub>A</sub> = -40°C                       |   |                         |      | 0.18 | 0.51  | μΑ   |
|                |                |                     | T <sub>A</sub> = +25°C                       |   |                         |      | 0.24 | 0.51  |      |
|                |                |                     | $T_A = +50^{\circ}C$<br>$T_A = +70^{\circ}C$ |   |                         |      | 0.29 | 1.10  |      |
|                |                |                     |  |   |                         |      | 0.41 | 1.90  |      |
|                |                |                     | T <sub>A</sub> = +85°C                       |   |                         |      | 0.90 | 3.30  |      |
|                |                |                     | T <sub>A</sub> = +105°C                      |   |                         |      | 3.10 | 17.00 |      |

(Notes and Remarks are listed on the next page.)


# **AC Timing Test Points**




#### External System Clock Timing



#### TI/TO Timing





TRDIOCO, TRDIOC1, TRDIODO, TRDIOD1,

TRGIOA, TRGIOB

# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| •  |            | · · · · · · · · · · · · · · · · · · · |                                   |                           |      |      |
|--|------------|---------------------------------------|-----------------------------------|---------------------------|------|------|
| Parameter                                  | Symbol     | Conditions                            |                                   | HS (high-speed main) mode |      | Unit |
|  |            |                                       |                                   | MIN.                      | MAX. |      |
| SCKp cycle time                            | tkcy1      |                                       | 2.7 V ≤ EVDD0 ≤ 5.5 V             | 250                       |      | ns   |
|  |            |                                       | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 500                       |      | ns   |
| SCKp high-/low-level width                 | tkH1, tkL1 | 4.0 V ≤ EVDD0 ≤ 5.5 V                 |                                   | tксү1/2 - 24              |      | ns   |
|  |            | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V     |                                   | tkcy1/2 - 36              |      | ns   |
|  |            | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V     |                                   | tkcy1/2 - 76              |      | ns   |
| SIp setup time (to SCKp↑) Note 1           | tsıĸ1      | 4.0 V ≤ EVDD0 ≤ 5.5 V                 |                                   | 66                        |      | ns   |
|  |            | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V     |                                   | 66                        |      | ns   |
|  |            | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V     |                                   | 113                       |      | ns   |
| SIp hold time (from SCKp↑) Note 2          | tksıı      |                                       |                                   | 38                        |      | ns   |
| Delay time from SCKp↓ to SOp output Note 3 | tkso1      | C = 30 pF Note 4                      |                                   |                           | 50   | ns   |
|  | - 1        | -1                                    |                                   |                           |      |      |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter             | Symbol       | Conditions   |  | HS (high-speed | Unit |    |
|-----------------------|--------------|--|--|----------------|------|----|
|                       |              |  |  | MIN.           | MAX. |    |
| SCKp cycle time       | tkcy1        | tkcy1 ≥ 4/fclk   | $ \begin{aligned} 4.0 & \ V \leq EV_{DDO} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b & = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $  | 600            |      | ns |
|                       |              |  | $ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega $ | 1000           |      | ns |
|                       |              |  | $ 2.4 \ V \leq EV_{DDO} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega $   | 2300           |      | ns |
| SCKp high-level width | <b>t</b> кн1 | $4.0 \text{ V} \le \text{EV}_{\text{DDO}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $\text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 1.4 \text{ k}\Omega$      |  | tксү1/2 - 150  |      | ns |
|                       |              | $2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$<br>$2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$<br>$\text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega$  |  | tксү1/2 - 340  |      | ns |
|                       |              | $ 2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 5.5 \text{ k}\Omega $ |  | tксү1/2 - 916  |      | ns |
| SCKp low-level width  | tKL1         | $ \begin{split} 4.0 \ V &\leq E V_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{split} $  |  | tkcy1/2 - 24   |      | ns |
|                       |              | $2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $\text{Cb} = 30 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega$                            |  | tkcy1/2 - 36   |      | ns |
|                       |              | $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}$ $1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ H}$                            | ,  | tксү1/2 - 100  |      | ns |

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)