




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                      |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 31                                                                                                                                                                            |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 4K x 8                                                                                                                                                                        |
| RAM Size                   | 5.5K x 8                                                                                                                                                                      |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 10x8/10b                                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 44-LQFP                                                                                                                                                                       |
| Supplier Device Package    | 44-LQFP (10x10)                                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fedfp-x0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104fedfp-x0</a> |

### 1.5.4 40-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

(2/2)

| Item                              |                      | 30-pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 32-pin                                   | 36-pin                 | 40-pin                                     |
|-----------------------------------|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|------------------------|--------------------------------------------|
|                                   |                      | R5F104Ax<br>(x = F, G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | R5F104Bx<br>(x = F, G)                   | R5F104Cx<br>(x = F, G) | R5F104Ex<br>(x = F to H)                   |
| Clock output/buzzer output        |                      | 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 2                                        | 2                      | 2                                          |
|                                   |                      | [30-pin, 32-pin, 36-pin products]<br>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br>(Main system clock: $f_{MAIN} = 20$ MHz operation)<br>[40-pin products]<br>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br>(Main system clock: $f_{MAIN} = 20$ MHz operation)<br>• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz<br>(Subsystem clock: $f_{SUB} = 32.768$ kHz operation)                                                                                                                      |                                          |                        |                                            |
| 8/10-bit resolution A/D converter |                      | 8 channels                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 8 channels                               | 8 channels             | 9 channels                                 |
| D/A converter                     |                      | 1 channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 2 channels                               |                        |                                            |
| Comparator                        |                      | 2 channels                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                          |                        |                                            |
| Serial interface                  |                      | [30-pin, 32-pin products]<br>• CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel<br>• CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel<br>• CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel<br>[36-pin, 40-pin products]<br>• CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel<br>• CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel<br>• CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channels |                                          |                        |                                            |
|                                   | I <sup>2</sup> C bus | 1 channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 1 channel                                | 1 channel              | 1 channel                                  |
| Data transfer controller (DTC)    |                      | 30 sources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                          |                        | 31 sources                                 |
| Event link controller (ELC)       |                      | Event input: 21<br>Event trigger output: 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Event input: 21, Event trigger output: 9 |                        | Event input: 22<br>Event trigger output: 9 |
| Vectored interrupt sources        | Internal             | 24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 24                                       | 24                     | 24                                         |
|                                   | External             | 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 6                                        | 6                      | 7                                          |
| Key interrupt                     |                      | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | —                                        | —                      | 4                                          |
| Reset                             |                      | • Reset by $\overline{RESET}$ pin<br>• Internal reset by watchdog timer<br>• Internal reset by power-on-reset<br>• Internal reset by voltage detector<br>• Internal reset by illegal instruction execution <sup>Note</sup><br>• Internal reset by RAM parity error<br>• Internal reset by illegal-memory access                                                                                                                                                                                                                                                                |                                          |                        |                                            |
| Power-on-reset circuit            |                      | • Power-on-reset: 1.51 ±0.04 V ( $T_A = -40$ to +85°C)<br>1.51 ±0.06 V ( $T_A = -40$ to +105°C)<br>• Power-down-reset: 1.50 ±0.04 V ( $T_A = -40$ to +85°C)<br>1.50 ±0.06 V ( $T_A = -40$ to +105°C)                                                                                                                                                                                                                                                                                                                                                                           |                                          |                        |                                            |
| Voltage detector                  |                      | 1.63 V to 4.06 V (14 stages)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                          |                        |                                            |
| On-chip debug function            |                      | Provided                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                          |                        |                                            |
| Power supply voltage              |                      | $V_{DD} = 1.6$ to 5.5 V ( $T_A = -40$ to +85°C)<br>$V_{DD} = 2.4$ to 5.5 V ( $T_A = -40$ to +105°C)                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                          |                        |                                            |
| Operating ambient temperature     |                      | $T_A = -40$ to +85°C (A: Consumer applications, D: Industrial applications),<br>$T_A = -40$ to +105°C (G: Industrial applications)                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                          |                        |                                            |

**Note** The illegal instruction is generated when instruction code FFH is executed.  
 Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

(2/2)

| Item                              |          | 44-pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 48-pin                      | 52-pin                   | 64-pin                   |
|-----------------------------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|--------------------------|--------------------------|
|                                   |          | R5F104Fx<br>(x = A, C to E)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | R5F104Gx<br>(x = A, C to E) | R5F104Jx<br>(x = C to E) | R5F104Lx<br>(x = C to E) |
| Clock output/buzzer output        |          | 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 2                           | 2                        | 2                        |
|                                   |          | <ul style="list-style-type: none"> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br/>(Main system clock: f<sub>MAIN</sub> = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz<br/>(Subsystem clock: f<sub>SUB</sub> = 32.768 kHz operation)</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                             |                          |                          |
| 8/10-bit resolution A/D converter |          | 10 channels                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 10 channels                 | 12 channels              | 12 channels              |
| Serial interface                  |          | <p>[44-pin products]</p> <ul style="list-style-type: none"> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> </ul> <p>[48-pin, 52-pin products]</p> <ul style="list-style-type: none"> <li>CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> </ul> <p>[64-pin products]</p> <ul style="list-style-type: none"> <li>CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> </ul> |                             |                          |                          |
| I <sup>2</sup> C bus              |          | 1 channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 1 channel                   | 1 channel                | 1 channel                |
| Data transfer controller (DTC)    |          | 29 sources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 30 sources                  |                          | 31 sources               |
| Event link controller (ELC)       |          | Event input: 20<br>Event trigger output: 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                             |                          |                          |
| Vectored interrupt sources        | Internal | 24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 24                          | 24                       | 24                       |
|                                   | External | 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 10                          | 12                       | 13                       |
| Key interrupt                     |          | 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 6                           | 8                        | 8                        |
| Reset                             |          | <ul style="list-style-type: none"> <li>Reset by <math>\overline{\text{RESET}}</math> pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution <sup>Note</sup></li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                             |                          |                          |
| Power-on-reset circuit            |          | <ul style="list-style-type: none"> <li>Power-on-reset: 1.51 ±0.04 V (T<sub>A</sub> = -40 to +85°C)<br/>1.51 ±0.06 V (T<sub>A</sub> = -40 to +105°C)</li> <li>Power-down-reset: 1.50 ±0.04 V (T<sub>A</sub> = -40 to +85°C)<br/>1.50 ±0.06 V (T<sub>A</sub> = -40 to +105°C)</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                             |                          |                          |
| Voltage detector                  |          | 1.63 V to 4.06 V (14 stages)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                             |                          |                          |
| On-chip debug function            |          | Provided                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                             |                          |                          |
| Power supply voltage              |          | V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C)<br>V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                             |                          |                          |
| Operating ambient temperature     |          | T <sub>A</sub> = -40 to +85°C (A: Consumer applications, D: Industrial applications),<br>T <sub>A</sub> = -40 to +105°C (G: Industrial applications)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                             |                          |                          |

**Note** The illegal instruction is generated when instruction code FFH is executed.  
 Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

(2/2)

| Item                              |                      | 80-pin                                                                                                                                                                                                                                                                                                                                                                                                                       | 100-pin                |
|-----------------------------------|----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|
|                                   |                      | R5F104Mx<br>(x = K, L)                                                                                                                                                                                                                                                                                                                                                                                                       | R5F104Px<br>(x = K, L) |
| Clock output/buzzer output        |                      | 2                                                                                                                                                                                                                                                                                                                                                                                                                            | 2                      |
|                                   |                      | <ul style="list-style-type: none"><li>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br/>(Main system clock: f<sub>MAIN</sub> = 20 MHz operation)</li><li>• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz<br/>(Subsystem clock: f<sub>SUB</sub> = 32.768 kHz operation)</li></ul>                                                                                     |                        |
| 8/10-bit resolution A/D converter |                      | 17 channels                                                                                                                                                                                                                                                                                                                                                                                                                  | 20 channels            |
| D/A converter                     |                      | 2 channels                                                                                                                                                                                                                                                                                                                                                                                                                   | 2 channels             |
| Comparator                        |                      | 2 channels                                                                                                                                                                                                                                                                                                                                                                                                                   | 2 channels             |
| Serial interface                  |                      | [80-pin, 100-pin products] <ul style="list-style-type: none"><li>• CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 2 channels</li><li>• CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li><li>• CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li><li>• CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li></ul> |                        |
|                                   | I <sup>2</sup> C bus | 2 channels                                                                                                                                                                                                                                                                                                                                                                                                                   | 2 channels             |
| Data transfer controller (DTC)    |                      | 39 sources                                                                                                                                                                                                                                                                                                                                                                                                                   | 39 sources             |
| Event link controller (ELC)       |                      | Event input: 26<br>Event trigger output: 9                                                                                                                                                                                                                                                                                                                                                                                   |                        |
| Vectored interrupt sources        | Internal             | 32                                                                                                                                                                                                                                                                                                                                                                                                                           | 32                     |
|                                   | External             | 13                                                                                                                                                                                                                                                                                                                                                                                                                           | 13                     |
| Key interrupt                     |                      | 8                                                                                                                                                                                                                                                                                                                                                                                                                            | 8                      |
| Reset                             |                      | <ul style="list-style-type: none"><li>• Reset by <math>\overline{\text{RESET}}</math> pin</li><li>• Internal reset by watchdog timer</li><li>• Internal reset by power-on-reset</li><li>• Internal reset by voltage detector</li><li>• Internal reset by illegal instruction execution <sup>Note</sup></li><li>• Internal reset by RAM parity error</li><li>• Internal reset by illegal-memory access</li></ul>              |                        |
| Power-on-reset circuit            |                      | <ul style="list-style-type: none"><li>• Power-on-reset: 1.51 ±0.04 V (T<sub>A</sub> = −40 to +85°C)<br/>1.51 ±0.06 V (T<sub>A</sub> = −40 to +105°C)</li><li>• Power-down-reset: 1.50 ±0.04 V (T<sub>A</sub> = −40 to +85°C)<br/>1.50 ±0.06 V (T<sub>A</sub> = −40 to +105°C)</li></ul>                                                                                                                                      |                        |
| Voltage detector                  |                      | 1.63 V to 4.06 V (14 stages)                                                                                                                                                                                                                                                                                                                                                                                                 |                        |
| On-chip debug function            |                      | Provided                                                                                                                                                                                                                                                                                                                                                                                                                     |                        |
| Power supply voltage              |                      | V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = −40 to +85°C)<br>V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = −40 to +105°C)                                                                                                                                                                                                                                                                                            |                        |
| Operating ambient temperature     |                      | T <sub>A</sub> = −40 to +85°C (A: Consumer applications, D: Industrial applications),<br>T <sub>A</sub> = −40 to +105°C (G: Industrial applications)                                                                                                                                                                                                                                                                         |                        |

**Note** The illegal instruction is generated when instruction code FFH is executed.  
Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

## 2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)

This chapter describes the following electrical specifications.

Target products A: Consumer applications TA = -40 to +85°C

R5F104xxAxx

D: Industrial applications TA = -40 to +85°C

R5F104xxDxx

G: Industrial applications when TA = -40 to +105°C products is used in the range of TA = -40 to +85°C

R5F104xxGxx

**Caution 1.** The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

**Caution 2.** With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.

**Caution 3.** The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.

## 2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Items                                                              | Symbol       | Conditions                          |                            | MIN.                  | TYP.                | MAX. | Unit    |
|--------------------------------------------------------------------|--------------|-------------------------------------|----------------------------|-----------------------|---------------------|------|---------|
| Instruction cycle (minimum instruction execution time)             | Tcy          | Main system clock (fMAIN) operation | HS (high-speed main) mode  | 2.7 V ≤ VDD ≤ 5.5 V   | 0.03125             | 1    | μs      |
|                                                                    |              |                                     |                            | 2.4 V ≤ VDD < 2.7 V   | 0.0625              | 1    | μs      |
|                                                                    |              |                                     | LS (low-speed main) mode   | 1.8 V ≤ VDD ≤ 5.5 V   | 0.125               | 1    | μs      |
|                                                                    |              |                                     | LV (low-voltage main) mode | 1.6 V ≤ VDD ≤ 5.5 V   | 0.25                | 1    | μs      |
|                                                                    |              | Subsystem clock (fSUB) operation    |                            | 1.8 V ≤ VDD ≤ 5.5 V   | 28.5                | 30.5 | 31.3 μs |
|                                                                    |              | In the self-programming mode        | HS (high-speed main) mode  | 2.7 V ≤ VDD ≤ 5.5 V   | 0.03125             | 1    | μs      |
|                                                                    |              |                                     |                            | 2.4 V ≤ VDD < 2.7 V   | 0.0625              | 1    | μs      |
|                                                                    |              |                                     | LS (low-speed main) mode   | 1.8 V ≤ VDD ≤ 5.5 V   | 0.125               | 1    | μs      |
|                                                                    |              |                                     | LV (low-voltage main) mode | 1.8 V ≤ VDD ≤ 5.5 V   | 0.25                | 1    | μs      |
| External system clock frequency                                    | fex          | 2.7 V ≤ VDD ≤ 5.5 V                 |                            |                       | 1.0                 | 20.0 | MHz     |
|                                                                    |              | 2.4 V ≤ VDD ≤ 2.7 V                 |                            |                       | 1.0                 | 16.0 | MHz     |
|                                                                    |              | 1.8 V ≤ VDD < 2.4 V                 |                            |                       | 1.0                 | 8.0  | MHz     |
|                                                                    |              | 1.6 V ≤ VDD < 1.8 V                 |                            |                       | 1.0                 | 4.0  | MHz     |
|                                                                    | fexs         |                                     |                            |                       | 32                  | 35   | kHz     |
| External system clock input high-level width, low-level width      | texH, texL   | 2.7 V ≤ VDD ≤ 5.5 V                 |                            |                       | 24                  |      | ns      |
|                                                                    |              | 2.4 V ≤ VDD ≤ 2.7 V                 |                            |                       | 30                  |      | ns      |
|                                                                    |              | 1.8 V ≤ VDD < 2.4 V                 |                            |                       | 60                  |      | ns      |
|                                                                    |              | 1.6 V ≤ VDD < 1.8 V                 |                            |                       | 120                 |      | ns      |
|                                                                    | texHS, texLS |                                     |                            |                       | 13.7                |      | μs      |
| TI00 to TI03, TI10 to TI13 input high-level width, low-level width | ttrIH, ttrIL |                                     |                            |                       | 1/fMCK + 10<br>Note |      | ns      |
| Timer RJ input cycle                                               | fc           | TRJIO                               |                            | 2.7 V ≤ EVDD0 ≤ 5.5 V | 100                 |      | ns      |
|                                                                    |              |                                     |                            | 1.8 V ≤ EVDD0 < 2.7 V | 300                 |      | ns      |
|                                                                    |              |                                     |                            | 1.6 V ≤ EVDD0 < 1.8 V | 500                 |      | ns      |
| Timer RJ input high-level width, low-level width                   | trJIH, trJIL | TRJIO                               |                            | 2.7 V ≤ EVDD0 ≤ 5.5 V | 40                  |      | ns      |
|                                                                    |              |                                     |                            | 1.8 V ≤ EVDD0 < 2.7 V | 120                 |      | ns      |
|                                                                    |              |                                     |                            | 1.6 V ≤ EVDD0 < 1.8 V | 200                 |      | ns      |

**Note** The following conditions are required for low voltage interface when EVDD0 < VDD


1.8 V ≤ EVDD0 < 2.7 V: MIN. 125 ns

1.6 V ≤ EVDD0 < 1.8 V: MIN. 250 ns



**Remark** fMCK: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3))

## Interrupt Request Input Timing



## Key Interrupt Input Timing

 $\overline{\text{RESET}}$  Input Timing



**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)****(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)****(2/2)**

| Parameter     | Symbol | Conditions   | HS (high-speed main) mode                                                                |      | LS (low-speed main) mode |             | LV (low-voltage main) mode |             | Unit |
|---------------|--------|--------------|------------------------------------------------------------------------------------------|------|--------------------------|-------------|----------------------------|-------------|------|
|               |        |              | MIN.                                                                                     | MAX. | MIN.                     | MAX.        | MIN.                       | MAX.        |      |
| Transfer rate |        | transmission | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V                                             |      |                          | Note 1      |                            | Note 1      | bps  |
|               |        |              | Theoretical value of the maximum transfer rate<br>Cb = 50 pF, Rb = 1.4 kΩ,<br>Vb = 2.7 V |      |                          | 2.8 Note 2  |                            | 2.8 Note 2  | Mbps |
|               |        |              | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V                                             |      |                          | Note 3      |                            | Note 3      | bps  |
|               |        |              | Theoretical value of the maximum transfer rate<br>Cb = 50 pF, Rb = 2.7 kΩ,<br>Vb = 2.3 V |      |                          | 1.2 Note 4  |                            | 1.2 Note 4  | Mbps |
|               |        |              | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V                                             |      |                          | Notes 5, 6  |                            | Notes 5, 6  | bps  |
|               |        |              | Theoretical value of the maximum transfer rate<br>Cb = 50 pF, Rb = 5.5 kΩ,<br>Vb = 1.6 V |      |                          | 0.43 Note 7 |                            | 0.43 Note 7 | Mbps |

**Note 1.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.  
Expression for calculating the transfer rate when 4.0 V ≤ EVDD0 ≤ 5.5 V and 2.7 V ≤ Vb ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**Note 2.** This value as an example is calculated when the conditions described in the "Conditions" column are met.  
Refer to **Note 1** above to calculate the maximum transfer rate under conditions of the customer.



**Note 3.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EVDD0 < 4.0 V and 2.3 V ≤ Vb ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**UART mode connection diagram (during communication at different potential)****UART mode bit width (during communication at different potential) (reference)**

**Remark 1.** R<sub>b</sub>[Ω]: Communication line (TxDq) pull-up resistance,

C<sub>b</sub>[F]: Communication line (TxDq) load capacitance, V<sub>b</sub>[V]: Communication line voltage

**Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

**Remark 3.** f<sub>MCK</sub>: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)****(TA = -40 to +85°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)****(2/3)**


| Parameter                                     | Symbol | Conditions                                                                      | HS (high-speed main) mode |      | LS (low-speed main) mode |      | LV (low-voltage main) mode |      | Unit |
|-----------------------------------------------|--------|---------------------------------------------------------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                               |        |                                                                                 | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| Slp setup time<br>(to SCKp↑) Note 1           | tSIK1  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 30 pF, Rb = 1.4 kΩ        | 81                        |      | 479                      |      | 479                        |      | ns   |
|                                               |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 30 pF, Rb = 2.7 kΩ        | 177                       |      | 479                      |      | 479                        |      | ns   |
|                                               |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 30 pF, Rb = 5.5 kΩ | 479                       |      | 479                      |      | 479                        |      | ns   |
| Slp hold time<br>(from SCKp↑) Note 1          | tKSI1  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 30 pF, Rb = 1.4 kΩ        | 19                        |      | 19                       |      | 19                         |      | ns   |
|                                               |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 30 pF, Rb = 2.7 kΩ        | 19                        |      | 19                       |      | 19                         |      | ns   |
|                                               |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 30 pF, Rb = 5.5 kΩ | 19                        |      | 19                       |      | 19                         |      | ns   |
| Delay time from SCKp↓<br>to SOp output Note 1 | tKSO1  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 30 pF, Rb = 1.4 kΩ        |                           | 100  |                          | 100  |                            | 100  | ns   |
|                                               |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 30 pF, Rb = 2.7 kΩ        |                           | 195  |                          | 195  |                            | 195  | ns   |
|                                               |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 30 pF, Rb = 5.5 kΩ |                           | 483  |                          | 483  |                            | 483  | ns   |

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.**Note 2.** Use it with EVDD0 ≥ Vb.


**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Remark 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),  
g: PIM and POM number (g = 0, 1, 3 to 5, 14)

**Remark 2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

## 2.5.2 Serial interface IICA

### (1) I<sup>2</sup>C standard mode


(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter                       | Symbol               | Conditions                                 |                       | HS (high-speed main) mode |      | LS (low-speed main) mode |      | LV (low-voltage main) mode |      | Unit |
|---------------------------------|----------------------|--------------------------------------------|-----------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                 |                      |                                            |                       | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCLA0 clock frequency           | f <sub>SCL</sub>     | Standard mode:<br>f <sub>CLK</sub> ≥ 1 MHz | 2.7 V ≤ EVDD0 ≤ 5.5 V | 0                         | 100  | 0                        | 100  | 0                          | 100  | kHz  |
|                                 |                      |                                            | 1.8 V ≤ EVDD0 ≤ 5.5 V | 0                         | 100  | 0                        | 100  | 0                          | 100  | kHz  |
|                                 |                      |                                            | 1.7 V ≤ EVDD0 ≤ 5.5 V | 0                         | 100  | 0                        | 100  | 0                          | 100  | kHz  |
|                                 |                      |                                            | 1.6 V ≤ EVDD0 ≤ 5.5 V | —                         |      | 0                        | 100  | 0                          | 100  | kHz  |
| Setup time of restart condition | t <sub>SU: STA</sub> | 2.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.8 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.6 V ≤ EVDD0 ≤ 5.5 V                      |                       | —                         |      | 4.7                      |      | 4.7                        |      | μs   |
| Hold time <sup>Note 1</sup>     | t <sub>HD: STA</sub> | 2.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.8 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.6 V ≤ EVDD0 ≤ 5.5 V                      |                       | —                         |      | 4.0                      |      | 4.0                        |      | μs   |
| Hold time when SCLA0 = "L"      | t <sub>LOW</sub>     | 2.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.8 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.6 V ≤ EVDD0 ≤ 5.5 V                      |                       | —                         |      | 4.7                      |      | 4.7                        |      | μs   |
| Hold time when SCLA0 = "H"      | t <sub>HIGH</sub>    | 2.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.8 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.6 V ≤ EVDD0 ≤ 5.5 V                      |                       | —                         |      | 4.0                      |      | 4.0                        |      | μs   |

(Notes, Caution, and Remark are listed on the next page.)

**(3) I<sup>2</sup>C fast mode plus****(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)**

| Parameter                               | Symbol   | Conditions                       |                       | HS (high-speed main) mode |      | LS (low-speed main) mode |      | LV (low-voltage main) mode |      | Unit |
|-----------------------------------------|----------|----------------------------------|-----------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                         |          |                                  |                       | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCLA0 clock frequency                   | fSCL     | Fast mode plus:<br>fCLK ≥ 10 MHz | 2.7 V ≤ EVDD0 ≤ 5.5 V | 0                         | 1000 | —                        | —    | —                          | —    | kHz  |
| Setup time of restart condition         | tSU: STA | 2.7 V ≤ EVDD0 ≤ 5.5 V            |                       | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Hold time Note 1                        | tHD: STA | 2.7 V ≤ EVDD0 ≤ 5.5 V            |                       | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Hold time when SCLA0 = "L"              | tLOW     | 2.7 V ≤ EVDD0 ≤ 5.5 V            |                       | 0.5                       |      | —                        | —    | —                          | —    | μs   |
| Hold time when SCLA0 = "H"              | tHIGH    | 2.7 V ≤ EVDD0 ≤ 5.5 V            |                       | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Data setup time (reception)             | tSU: DAT | 2.7 V ≤ EVDD0 ≤ 5.5 V            |                       | 50                        |      | —                        | —    | —                          | —    | ns   |
| Data hold time (transmission)<br>Note 2 | tHD: DAT | 2.7 V ≤ EVDD0 ≤ 5.5 V            |                       | 0                         | 0.45 | —                        | —    | —                          | —    | μs   |
| Setup time of stop condition            | tSU: STO | 2.7 V ≤ EVDD0 ≤ 5.5 V            |                       | 0.26                      |      | —                        | —    | —                          | —    | μs   |
| Bus-free time                           | tBUF     | 2.7 V ≤ EVDD0 ≤ 5.5 V            |                       | 0.5                       |      | —                        | —    | —                          | —    | μs   |

**Note 1.** The first clock pulse is generated after this period when the start/restart condition is detected.**Note 2.** The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Caution** The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.**Note 3.** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.Fast mode plus: C<sub>b</sub> = 120 pF, R<sub>b</sub> = 1.1 kΩ**IICA serial transfer timing****Remark** n = 0, 1

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

| Items                      | Symbol | Conditions                                                                                                                                                                  | MIN.                  | TYP. | MAX.           | Unit |
|----------------------------|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|------|----------------|------|
| Output current, low Note 1 | IOL1   | Per pin for P00 to P06,<br>P10 to P17, P30, P31,<br>P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77,<br>P80 to P87, P100 to P102, P110,<br>P111, P120, P130, P140 to P147 |                       |      | 8.5<br>Note 2  | mA   |
|                            |        | Per pin for P60 to P63                                                                                                                                                      |                       |      | 15.0<br>Note 2 | mA   |
|                            |        | Total of P00 to P04, P40 to P47,<br>P102, P120, P130, P140 to P145<br>(When duty ≤ 70% Note 3)                                                                              | 4.0 V ≤ EVDD0 ≤ 5.5 V |      | 40.0           | mA   |
|                            |        |                                                                                                                                                                             | 2.7 V ≤ EVDD0 < 4.0 V |      | 15.0           | mA   |
|                            |        |                                                                                                                                                                             | 2.4 V ≤ EVDD0 < 2.7 V |      | 9.0            | mA   |
|                            |        | Total of P05, P06, P10 to P17,<br>P30, P31, P50 to P57,<br>P60 to P67, P70 to P77,<br>P80 to P87, P100, P101, P110,<br>P111, P146, P147<br>(When duty ≤ 70% Note 3)         | 4.0 V ≤ EVDD0 ≤ 5.5 V |      | 40.0           | mA   |
|                            |        |                                                                                                                                                                             | 2.7 V ≤ EVDD0 < 4.0 V |      | 35.0           | mA   |
|                            |        |                                                                                                                                                                             | 2.4 V ≤ EVDD0 < 2.7 V |      | 20.0           | mA   |
|                            |        | Total of all pins<br>(When duty ≤ 70% Note 3)                                                                                                                               |                       |      | 80.0           | mA   |
|                            | IOL2   | Per pin for P20 to P27,<br>P150 to P156                                                                                                                                     |                       |      | 0.4<br>Note 2  | mA   |
|                            |        | Total of all pins<br>(When duty ≤ 70% Note 3)                                                                                                                               | 2.4 V ≤ VDD ≤ 5.5 V   |      | 5.0            | mA   |

**Note 1.** Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVSS0, EVSS1, and VSS pins.

**Note 2.** Do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOL × 0.7)/(n × 0.01)

<Example> Where n = 80% and IOL = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 3.4 AC Characteristics

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


| Items                                                              | Symbol       | Conditions                          |                           |                       | MIN.                | TYP. | MAX. | Unit |
|--------------------------------------------------------------------|--------------|-------------------------------------|---------------------------|-----------------------|---------------------|------|------|------|
| Instruction cycle (minimum instruction execution time)             | Tcy          | Main system clock (fMAIN) operation | HS (high-speed main) mode | 2.7 V ≤ VDD ≤ 5.5 V   | 0.03125             |      | 1    | μs   |
|                                                                    |              |                                     |                           | 2.4 V ≤ VDD < 2.7 V   | 0.0625              |      | 1    | μs   |
|                                                                    |              | Subsystem clock (fSUB) operation    |                           | 2.4 V ≤ VDD ≤ 5.5 V   | 28.5                | 30.5 | 31.3 | μs   |
|                                                                    |              | In the self-programming mode        | HS (high-speed main) mode | 2.7 V ≤ VDD ≤ 5.5 V   | 0.03125             |      | 1    | μs   |
|                                                                    |              |                                     |                           | 2.4 V ≤ VDD < 2.7 V   | 0.0625              |      | 1    | μs   |
| External system clock frequency                                    | fex          | 2.7 V ≤ VDD ≤ 5.5 V                 |                           |                       | 1.0                 |      | 20.0 | MHz  |
|                                                                    |              | 2.4 V ≤ VDD ≤ 2.7 V                 |                           |                       | 1.0                 |      | 16.0 | MHz  |
|                                                                    | fexs         |                                     |                           |                       | 32                  |      | 35   | kHz  |
| External system clock input high-level width, low-level width      | texH,        | 2.7 V ≤ VDD ≤ 5.5 V                 |                           |                       | 24                  |      |      | ns   |
|                                                                    | texL         | 2.4 V ≤ VDD ≤ 2.7 V                 |                           |                       | 30                  |      |      | ns   |
|                                                                    | texHS, texLS |                                     |                           |                       | 13.7                |      |      | μs   |
| Ti00 to Ti03, Ti10 to Ti13 input high-level width, low-level width | tTiH, tTiL   |                                     |                           |                       | 1/fMCK + 10<br>Note |      |      | ns   |
| Timer RJ input cycle                                               | fc           | TRJIO                               |                           | 2.7 V ≤ EVDD0 ≤ 5.5 V | 100                 |      |      | ns   |
|                                                                    |              |                                     |                           | 2.4 V ≤ EVDD0 < 2.7 V | 300                 |      |      | ns   |
| Timer RJ input high-level width, low-level width                   | tTjIH, tTjIL | TRJIO                               |                           | 2.7 V ≤ EVDD0 ≤ 5.5 V | 40                  |      |      | ns   |
|                                                                    |              |                                     |                           | 2.4 V ≤ EVDD0 < 2.7 V | 120                 |      |      | ns   |

**Note** The following conditions are required for low voltage interface when EVDD0 < VDD  
2.4 V ≤ EVDD0 < 2.7 V: MIN. 125 ns



**Remark** fMCK: Timer array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3))



## Interrupt Request Input Timing



## Key Interrupt Input Timing

 $\overline{\text{RESET}}$  Input Timing



**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )****(2/2)**

| Parameter                     | Symbol              | Conditions                                                                                                                                                | HS (high-speed main) mode       |      | Unit |
|-------------------------------|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|------|------|
|                               |                     |                                                                                                                                                           | MIN.                            | MAX. |      |
| Data setup time (reception)   | $t_{\text{SU:DAT}}$ | $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  | $1/f_{\text{MCK}} + 340$ Note 2 |      | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     | $1/f_{\text{MCK}} + 340$ Note 2 |      | ns   |
|                               |                     | $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | $1/f_{\text{MCK}} + 760$ Note 2 |      | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | $1/f_{\text{MCK}} + 760$ Note 2 |      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EVDD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | $1/f_{\text{MCK}} + 570$ Note 2 |      | ns   |
| Data hold time (transmission) | $t_{\text{HD:DAT}}$ | $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$  | 0                               | 770  | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 50\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$     | 0                               | 770  | ns   |
|                               |                     | $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.8\text{ k}\Omega$ | 0                               | 1420 | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$    | 0                               | 1420 | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EVDD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ,<br>$C_b = 100\text{ pF}$ , $R_b = 5.5\text{ k}\Omega$    | 0                               | 1215 | ns   |

**Note 1.** The value must also be equal to or less than  $f_{\text{MCK}}/4$ .**Note 2.** Set the  $f_{\text{MCK}}$  value to keep the hold time of  $\text{SCLr} = \text{"L"}$  and  $\text{SCLr} = \text{"H"}$ .

**Caution** Select the TTL input buffer and the N-ch open drain output ( $\text{VDD}$  tolerance (for the 30- to 52-pin products)/ $\text{EVDD}$  tolerance (for the 64- to 100-pin products)) mode for the  $\text{SDAr}$  pin and the N-ch open drain output ( $\text{VDD}$  tolerance (for the 30- to 52-pin products)/ $\text{EVDD}$  tolerance (for the 64- to 100-pin products)) mode for the  $\text{SCLr}$  pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{\text{IH}}$  and  $V_{\text{IL}}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

**Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)**

**Remark 1.**  $R_b[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance,  $V_b[V]$ : Communication line voltage

**Remark 2.**  $r$ : IIC number ( $r = 00, 01, 10, 11, 20, 30, 31$ ),  $g$ : PIM, POM number ( $g = 0, 1, 3$  to  $5, 14$ )

**Remark 3.**  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  $m$ : Unit number ( $m = 0, 1$ ),  
 $n$ : Channel number ( $n = 0, 2$ ),  $mn = 00, 01, 02, 10, 12, 13$ )

- (3) When reference voltage (+) =  $V_{DD}$  (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) =  $V_{SS}$  (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $V_{DD}$ , Reference voltage (-) =  $V_{SS}$ )

| Parameter                              | Symbol     | Conditions                                                                                                                           |                                              | MIN.                | TYP. | MAX.       | Unit          |
|----------------------------------------|------------|--------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|---------------------|------|------------|---------------|
| Resolution                             | RES        |                                                                                                                                      |                                              | 8                   |      | 10         | bit           |
| Overall error Note 1                   | AINL       | 10-bit resolution                                                                                                                    | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                     | 1.2  | $\pm 7.0$  | LSB           |
| Conversion time                        | $t_{CONV}$ | 10-bit resolution<br>Target pin: ANI0 to ANI14, ANI16 to ANI20                                                                       | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.125               |      | 39         | $\mu\text{s}$ |
|                                        |            |                                                                                                                                      | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.1875              |      | 39         | $\mu\text{s}$ |
|                                        |            |                                                                                                                                      | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17                  |      | 39         | $\mu\text{s}$ |
|                                        |            | 10-bit resolution<br>Target pin: internal reference voltage, and<br>temperature sensor output voltage<br>(HS (high-speed main) mode) | $3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 2.375               |      | 39         | $\mu\text{s}$ |
|                                        |            |                                                                                                                                      | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 3.5625              |      | 39         | $\mu\text{s}$ |
|                                        |            |                                                                                                                                      | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 17                  |      | 39         | $\mu\text{s}$ |
| Zero-scale error Notes 1, 2            | EZS        | 10-bit resolution                                                                                                                    | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                     |      | $\pm 0.60$ | %FSR          |
| Full-scale error Notes 1, 2            | EFS        | 10-bit resolution                                                                                                                    | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                     |      | $\pm 0.60$ | %FSR          |
| Integral linearity error Note 1        | ILE        | 10-bit resolution                                                                                                                    | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                     |      | $\pm 4.0$  | LSB           |
| Differential linearity error<br>Note 1 | DLE        | 10-bit resolution                                                                                                                    | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |                     |      | $\pm 2.0$  | LSB           |
| Analog input voltage                   | $V_{AIN}$  | ANI0 to ANI14                                                                                                                        |                                              | 0                   |      | $V_{DD}$   | V             |
|                                        |            | ANI16 to ANI20                                                                                                                       |                                              | 0                   |      | $EV_{DD0}$ | V             |
|                                        |            | Internal reference voltage<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                            |                                              | $V_{BGR}$ Note 3    |      |            | V             |
|                                        |            | Temperature sensor output voltage<br>( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode)                     |                                              | $V_{TMPS25}$ Note 3 |      |            | V             |

**Note 1.** Excludes quantization error ( $\pm 1/2$  LSB).

**Note 2.** This value is indicated as a ratio (% FSR) to the full-scale value.

**Note 3.** Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

**3.6.2 Temperature sensor characteristics/internal reference voltage characteristic****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , HS (high-speed main) mode)**

| Parameter                         | Symbol  | Conditions                                            | MIN. | TYP. | MAX. | Unit                 |
|-----------------------------------|---------|-------------------------------------------------------|------|------|------|----------------------|
| Temperature sensor output voltage | VTMPS25 | Setting ADS register = 80H, $T_A = +25^\circ\text{C}$ |      | 1.05 |      | V                    |
| Internal reference voltage        | VBGR    | Setting ADS register = 81H                            | 1.38 | 1.45 | 1.5  | V                    |
| Temperature coefficient           | FVTMPS  | Temperature sensor that depends on the temperature    |      | -3.6 |      | mV/ $^\circ\text{C}$ |
| Operation stabilization wait time | tAMP    |                                                       | 5    |      |      | $\mu\text{s}$        |

**3.6.3 D/A converter characteristics****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{SS0} = EV_{SS1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )**

| Parameter     | Symbol | Conditions           |                                              | MIN. | TYP. | MAX.      | Unit          |
|---------------|--------|----------------------|----------------------------------------------|------|------|-----------|---------------|
| Resolution    | RES    |                      |                                              |      |      | 8         | bit           |
| Overall error | AINL   | Rload = 4 M $\Omega$ | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |      |      | $\pm 2.5$ | LSB           |
|               |        | Rload = 8 M $\Omega$ | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |      |      | $\pm 2.5$ | LSB           |
| Settling time | tSET   | Cload = 20 pF        | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ |      |      | 3         | $\mu\text{s}$ |
|               |        |                      | $2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$    |      |      | 6         | $\mu\text{s}$ |