



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                      |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 34                                                                                                                                                                            |
| Program Memory Size        | 16KB (16K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 4K x 8                                                                                                                                                                        |
| RAM Size                   | 2.5K x 8                                                                                                                                                                      |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 10x8/10b                                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 48-LQFP                                                                                                                                                                       |
| Supplier Device Package    | 48-LFQFP (7x7)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104gadfb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104gadfb-v0</a> |

## 1.3 Pin Configuration (Top View)

### 1.3.1 30-pin products

- 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



**Note** Mounted on the 96 KB or more code flash memory products.


**Caution** Connect the REGC pin to V<sub>SS</sub> pin via a capacitor (0.47 to 1  $\mu$ F).

**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.3.3 36-pin products

- 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



**Note** Mounted on the 96 KB or more code flash memory products.


**Caution** Connect the REGC pin to V<sub>SS</sub> pin via a capacitor (0.47 to 1  $\mu$ F).

**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.3.9 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



**Note** Mounted on the 384 KB or more code flash memory products.

**Caution 1.** Make EVSS0 pin the same potential as Vss pin.

**Caution 2.** Make VDD pin the potential that is higher than EVDD0 pin.

**Caution 3.** Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μF).


**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVSS0 pins to separate ground lines.

**Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).


## 1.5 Block Diagram

### 1.5.1 30-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

## 1.5.10 100-pin products



(2/2)

| Item                              |                      | 30-pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 32-pin                                   | 36-pin                 | 40-pin                                     |
|-----------------------------------|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|------------------------|--------------------------------------------|
|                                   |                      | R5F104Ax<br>(x = F, G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | R5F104Bx<br>(x = F, G)                   | R5F104Cx<br>(x = F, G) | R5F104Ex<br>(x = F to H)                   |
| Clock output/buzzer output        |                      | 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 2                                        | 2                      | 2                                          |
|                                   |                      | [30-pin, 32-pin, 36-pin products]<br>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br>(Main system clock: $f_{MAIN} = 20$ MHz operation)<br>[40-pin products]<br>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br>(Main system clock: $f_{MAIN} = 20$ MHz operation)<br>• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz<br>(Subsystem clock: $f_{SUB} = 32.768$ kHz operation)                                                                                                                      |                                          |                        |                                            |
| 8/10-bit resolution A/D converter |                      | 8 channels                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 8 channels                               | 8 channels             | 9 channels                                 |
| D/A converter                     |                      | 1 channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 2 channels                               |                        |                                            |
| Comparator                        |                      | 2 channels                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                          |                        |                                            |
| Serial interface                  |                      | [30-pin, 32-pin products]<br>• CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel<br>• CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel<br>• CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel<br>[36-pin, 40-pin products]<br>• CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 1 channel<br>• CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel<br>• CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channels |                                          |                        |                                            |
|                                   | I <sup>2</sup> C bus | 1 channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 1 channel                                | 1 channel              | 1 channel                                  |
| Data transfer controller (DTC)    |                      | 30 sources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                          |                        | 31 sources                                 |
| Event link controller (ELC)       |                      | Event input: 21<br>Event trigger output: 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Event input: 21, Event trigger output: 9 |                        | Event input: 22<br>Event trigger output: 9 |
| Vectored interrupt sources        | Internal             | 24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 24                                       | 24                     | 24                                         |
|                                   | External             | 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 6                                        | 6                      | 7                                          |
| Key interrupt                     |                      | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | —                                        | —                      | 4                                          |
| Reset                             |                      | • Reset by $\overline{RESET}$ pin<br>• Internal reset by watchdog timer<br>• Internal reset by power-on-reset<br>• Internal reset by voltage detector<br>• Internal reset by illegal instruction execution <sup>Note</sup><br>• Internal reset by RAM parity error<br>• Internal reset by illegal-memory access                                                                                                                                                                                                                                                                |                                          |                        |                                            |
| Power-on-reset circuit            |                      | • Power-on-reset: 1.51 ±0.04 V ( $T_A = -40$ to +85°C)<br>1.51 ±0.06 V ( $T_A = -40$ to +105°C)<br>• Power-down-reset: 1.50 ±0.04 V ( $T_A = -40$ to +85°C)<br>1.50 ±0.06 V ( $T_A = -40$ to +105°C)                                                                                                                                                                                                                                                                                                                                                                           |                                          |                        |                                            |
| Voltage detector                  |                      | 1.63 V to 4.06 V (14 stages)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                          |                        |                                            |
| On-chip debug function            |                      | Provided                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                          |                        |                                            |
| Power supply voltage              |                      | $V_{DD} = 1.6$ to 5.5 V ( $T_A = -40$ to +85°C)<br>$V_{DD} = 2.4$ to 5.5 V ( $T_A = -40$ to +105°C)                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                          |                        |                                            |
| Operating ambient temperature     |                      | $T_A = -40$ to +85°C (A: Consumer applications, D: Industrial applications),<br>$T_A = -40$ to +105°C (G: Industrial applications)                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                          |                        |                                            |

**Note** The illegal instruction is generated when instruction code FFH is executed.  
 Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)

| Items                | Symbol | Conditions                                                                                                                                       | MIN.                                   | TYP.        | MAX. | Unit |
|----------------------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|-------------|------|------|
| Output voltage, high | VOH1   | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | 4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -10.0 mA | EVDD0 - 1.5 |      | V    |
|                      |        |                                                                                                                                                  | 4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -3.0 mA  | EVDD0 - 0.7 |      | V    |
|                      |        |                                                                                                                                                  | 1.8 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -1.5 mA  | EVDD0 - 0.5 |      | V    |
|                      |        |                                                                                                                                                  | 1.6 V ≤ EVDD0 < 1.8 V, IOH1 = -1.0 mA  | EVDD0 - 0.5 |      | V    |
|                      | VOH2   | P20 to P27, P150 to P156                                                                                                                         | 1.6 V ≤ VDD ≤ 5.5 V, IOH2 = -100 μA    | VDD - 0.5   |      | V    |
| Output voltage, low  | VOL1   | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | 4.0 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 20.0 mA  |             | 1.3  | V    |
|                      |        |                                                                                                                                                  | 4.0 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 8.5 mA   |             | 0.7  | V    |
|                      |        |                                                                                                                                                  | 2.7 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 3.0 mA   |             | 0.6  | V    |
|                      |        |                                                                                                                                                  | 2.7 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 1.5 mA   |             | 0.4  | V    |
|                      |        |                                                                                                                                                  | 1.8 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 0.6 mA   |             | 0.4  | V    |
|                      |        |                                                                                                                                                  | 1.6 V ≤ EVDD0 ≤ 5.5 V, IOL1 = 0.3 mA   |             | 0.4  | V    |
|                      | VOL2   | P20 to P27, P150 to P156                                                                                                                         | 1.6 V ≤ VDD ≤ 5.5 V, IOL2 = 400 μA     |             | 0.4  | V    |
|                      | VOL3   | P60 to P63                                                                                                                                       | 4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 15.0 mA  |             | 2.0  | V    |
|                      |        |                                                                                                                                                  | 4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 5.0 mA   |             | 0.4  | V    |
|                      |        |                                                                                                                                                  | 2.7 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 3.0 mA   |             | 0.4  | V    |
|                      |        |                                                                                                                                                  | 1.8 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 2.0 mA   |             | 0.4  | V    |
|                      |        |                                                                                                                                                  | 1.6 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 1.0 mA   |             | 0.4  | V    |

**Caution** P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## 2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Items                                                              | Symbol       | Conditions                          |                            |                       | MIN.                | TYP. | MAX. | Unit |
|--------------------------------------------------------------------|--------------|-------------------------------------|----------------------------|-----------------------|---------------------|------|------|------|
| Instruction cycle (minimum instruction execution time)             | Tcy          | Main system clock (fMAIN) operation | HS (high-speed main) mode  | 2.7 V ≤ VDD ≤ 5.5 V   | 0.03125             |      | 1    | μs   |
|                                                                    |              |                                     |                            | 2.4 V ≤ VDD < 2.7 V   | 0.0625              |      | 1    | μs   |
|                                                                    |              |                                     | LS (low-speed main) mode   | 1.8 V ≤ VDD ≤ 5.5 V   | 0.125               |      | 1    | μs   |
|                                                                    |              |                                     | LV (low-voltage main) mode | 1.6 V ≤ VDD ≤ 5.5 V   | 0.25                |      | 1    | μs   |
|                                                                    |              | Subsystem clock (fSUB) operation    |                            | 1.8 V ≤ VDD ≤ 5.5 V   | 28.5                | 30.5 | 31.3 | μs   |
|                                                                    |              | In the self-programming mode        | HS (high-speed main) mode  | 2.7 V ≤ VDD ≤ 5.5 V   | 0.03125             |      | 1    | μs   |
|                                                                    |              |                                     |                            | 2.4 V ≤ VDD < 2.7 V   | 0.0625              |      | 1    | μs   |
|                                                                    |              |                                     | LS (low-speed main) mode   | 1.8 V ≤ VDD ≤ 5.5 V   | 0.125               |      | 1    | μs   |
|                                                                    |              |                                     | LV (low-voltage main) mode | 1.8 V ≤ VDD ≤ 5.5 V   | 0.25                |      | 1    | μs   |
| External system clock frequency                                    | fex          | 2.7 V ≤ VDD ≤ 5.5 V                 |                            |                       | 1.0                 |      | 20.0 | MHz  |
|                                                                    |              | 2.4 V ≤ VDD ≤ 2.7 V                 |                            |                       | 1.0                 |      | 16.0 | MHz  |
|                                                                    |              | 1.8 V ≤ VDD < 2.4 V                 |                            |                       | 1.0                 |      | 8.0  | MHz  |
|                                                                    |              | 1.6 V ≤ VDD < 1.8 V                 |                            |                       | 1.0                 |      | 4.0  | MHz  |
|                                                                    | fexs         |                                     |                            |                       | 32                  |      | 35   | kHz  |
| External system clock input high-level width, low-level width      | texH, texL   | 2.7 V ≤ VDD ≤ 5.5 V                 |                            |                       | 24                  |      |      | ns   |
|                                                                    |              | 2.4 V ≤ VDD ≤ 2.7 V                 |                            |                       | 30                  |      |      | ns   |
|                                                                    |              | 1.8 V ≤ VDD < 2.4 V                 |                            |                       | 60                  |      |      | ns   |
|                                                                    |              | 1.6 V ≤ VDD < 1.8 V                 |                            |                       | 120                 |      |      | ns   |
|                                                                    | texHS, texLS |                                     |                            |                       | 13.7                |      |      | μs   |
| Ti00 to Ti03, Ti10 to Ti13 input high-level width, low-level width | tTiH, tTiL   |                                     |                            |                       | 1/fMCK + 10<br>Note |      |      | ns   |
| Timer RJ input cycle                                               | fc           | TRJIO                               |                            | 2.7 V ≤ EVDD0 ≤ 5.5 V | 100                 |      |      | ns   |
|                                                                    |              |                                     |                            | 1.8 V ≤ EVDD0 < 2.7 V | 300                 |      |      | ns   |
|                                                                    |              |                                     |                            | 1.6 V ≤ EVDD0 < 1.8 V | 500                 |      |      | ns   |
| Timer RJ input high-level width, low-level width                   | tTjIH, tTjIL | TRJIO                               |                            | 2.7 V ≤ EVDD0 ≤ 5.5 V | 40                  |      |      | ns   |
|                                                                    |              |                                     |                            | 1.8 V ≤ EVDD0 < 2.7 V | 120                 |      |      | ns   |
|                                                                    |              |                                     |                            | 1.6 V ≤ EVDD0 < 1.8 V | 200                 |      |      | ns   |

**Note** The following conditions are required for low voltage interface when EVDD0 < VDD

1.8 V ≤ EVDD0 < 2.7 V: MIN. 125 ns

1.6 V ≤ EVDD0 < 1.8 V: MIN. 250 ns

**Remark** fMCK: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3))

**(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)****(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)**

| Parameter                                        | Symbol                                 | Conditions                                |                            | HS (high-speed main) mode |      | LS (low-speed main) mode   |      | LV (low-voltage main) mode |      | Unit |
|--------------------------------------------------|----------------------------------------|-------------------------------------------|----------------------------|---------------------------|------|----------------------------|------|----------------------------|------|------|
|                                                  |                                        |                                           |                            | MIN.                      | MAX. | MIN.                       | MAX. | MIN.                       | MAX. |      |
| SCKp cycle time                                  | t <sub>KCY1</sub>                      | t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub>    | 2.7 V ≤ EVDD0 ≤ 5.5 V      | 125                       |      | 500                        |      | 1000                       |      | ns   |
|                                                  |                                        |                                           | 2.4 V ≤ EVDD0 ≤ 5.5 V      | 250                       |      | 500                        |      | 1000                       |      | ns   |
|                                                  |                                        |                                           | 1.8 V ≤ EVDD0 ≤ 5.5 V      | 500                       |      | 500                        |      | 1000                       |      | ns   |
|                                                  |                                        |                                           | 1.7 V ≤ EVDD0 ≤ 5.5 V      | 1000                      |      | 1000                       |      | 1000                       |      | ns   |
|                                                  |                                        |                                           | 1.6 V ≤ EVDD0 ≤ 5.5 V      | —                         |      | 1000                       |      | 1000                       |      | ns   |
| SCKp high-/low-level width                       | t <sub>KH1</sub> ,<br>t <sub>KL1</sub> | 4.0 V ≤ EVDD0 ≤ 5.5 V                     | t <sub>KCY1</sub> /2 - 12  |                           |      | t <sub>KCY1</sub> /2 - 50  |      | t <sub>KCY1</sub> /2 - 50  |      | ns   |
|                                                  |                                        | 2.7 V ≤ EVDD0 ≤ 5.5 V                     | t <sub>KCY1</sub> /2 - 18  |                           |      | t <sub>KCY1</sub> /2 - 50  |      | t <sub>KCY1</sub> /2 - 50  |      | ns   |
|                                                  |                                        | 2.4 V ≤ EVDD0 ≤ 5.5 V                     | t <sub>KCY1</sub> /2 - 38  |                           |      | t <sub>KCY1</sub> /2 - 50  |      | t <sub>KCY1</sub> /2 - 50  |      | ns   |
|                                                  |                                        | 1.8 V ≤ EVDD0 ≤ 5.5 V                     | t <sub>KCY1</sub> /2 - 50  |                           |      | t <sub>KCY1</sub> /2 - 50  |      | t <sub>KCY1</sub> /2 - 50  |      | ns   |
|                                                  |                                        | 1.7 V ≤ EVDD0 ≤ 5.5 V                     | t <sub>KCY1</sub> /2 - 100 |                           |      | t <sub>KCY1</sub> /2 - 100 |      | t <sub>KCY1</sub> /2 - 100 |      | ns   |
|                                                  |                                        | 1.6 V ≤ EVDD0 ≤ 5.5 V                     | —                          |                           |      | t <sub>KCY1</sub> /2 - 100 |      | t <sub>KCY1</sub> /2 - 100 |      | ns   |
| Slp setup time<br>(to SCKp↑) Note 1              | t <sub>SIK1</sub>                      | 4.0 V ≤ EVDD0 ≤ 5.5 V                     | 44                         |                           |      | 110                        |      | 110                        |      | ns   |
|                                                  |                                        | 2.7 V ≤ EVDD0 ≤ 5.5 V                     | 44                         |                           |      | 110                        |      | 110                        |      | ns   |
|                                                  |                                        | 2.4 V ≤ EVDD0 ≤ 5.5 V                     | 75                         |                           |      | 110                        |      | 110                        |      | ns   |
|                                                  |                                        | 1.8 V ≤ EVDD0 ≤ 5.5 V                     | 110                        |                           |      | 110                        |      | 110                        |      | ns   |
|                                                  |                                        | 1.7 V ≤ EVDD0 ≤ 5.5 V                     | 220                        |                           |      | 220                        |      | 220                        |      | ns   |
|                                                  |                                        | 1.6 V ≤ EVDD0 ≤ 5.5 V                     | —                          |                           |      | 220                        |      | 220                        |      | ns   |
| Slp hold time<br>(from SCKp↑) Note 2             | t <sub>KSI1</sub>                      | 1.7 V ≤ EVDD0 ≤ 5.5 V                     | 19                         |                           |      | 19                         |      | 19                         |      | ns   |
|                                                  |                                        | 1.6 V ≤ EVDD0 ≤ 5.5 V                     | —                          |                           |      | 19                         |      | 19                         |      | ns   |
| Delay time from<br>SCKp↓ to SOp output<br>Note 3 | t <sub>KSO1</sub>                      | 1.7 V ≤ EVDD0 ≤ 5.5 V<br>C = 30 pF Note 4 |                            | 25                        |      | 25                         |      | 25                         |      | ns   |
|                                                  |                                        | 1.6 V ≤ EVDD0 ≤ 5.5 V<br>C = 30 pF Note 4 |                            | —                         |      | 25                         |      | 25                         |      | ns   |

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)

**Remark 2.** f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)****(TA = -40 to +85°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)**

| Parameter                 | Symbol | Conditions                                                                       | HS (high-speed main) mode |             | LS (low-speed main) mode |            | LV (low-voltage main) mode |            | Unit |
|---------------------------|--------|----------------------------------------------------------------------------------|---------------------------|-------------|--------------------------|------------|----------------------------|------------|------|
|                           |        |                                                                                  | MIN.                      | MAX.        | MIN.                     | MAX.       | MIN.                       | MAX.       |      |
| SCLr clock frequency      | fSCL   | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         |                           | 1000 Note 1 |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         |                           | 1000 Note 1 |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 100 pF, Rb = 2.8 kΩ        |                           | 400 Note 1  |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 100 pF, Rb = 2.7 kΩ        |                           | 400 Note 1  |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 100 pF, Rb = 5.5 kΩ |                           | 300 Note 1  |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
| Hold time when SCLr = "L" | tLOW   | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 475                       |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 475                       |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 100 pF, Rb = 2.8 kΩ        | 1150                      |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 100 pF, Rb = 2.7 kΩ        | 1150                      |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 100 pF, Rb = 5.5 kΩ | 1550                      |             | 1550                     |            | 1550                       |            | ns   |
| Hold time when SCLr = "H" | tHIGH  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 245                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 200                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 100 pF, Rb = 2.8 kΩ        | 675                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 100 pF, Rb = 2.7 kΩ        | 600                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 100 pF, Rb = 5.5 kΩ | 610                       |             | 610                      |            | 610                        |            | ns   |

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(3/5)

| Items               | Symbol | Conditions                                                                                                                                 | MIN.                                      | TYP.      | MAX.      | Unit |
|---------------------|--------|--------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|-----------|-----------|------|
| Input voltage, high | VIH1   | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | Normal input buffer                       | 0.8 EVDD0 | EVDD0     | V    |
|                     |        | P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55, P80, P81, P142, P143                                                       | TTL input buffer<br>4.0 V ≤ EVDD0 ≤ 5.5 V | 2.2       | EVDD0     | V    |
|                     |        |                                                                                                                                            | TTL input buffer<br>3.3 V ≤ EVDD0 < 4.0 V | 2.0       | EVDD0     | V    |
|                     |        |                                                                                                                                            | TTL input buffer<br>2.4 V ≤ EVDD0 < 3.3 V | 1.5       | EVDD0     | V    |
|                     | VIH3   | P20 to P27, P150 to P156                                                                                                                   | 0.7 VDD                                   |           | VDD       | V    |
|                     | VIH4   | P60 to P63                                                                                                                                 | 0.7 EVDD0                                 |           | 6.0       | V    |
|                     | VIH5   | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$                                                                               | 0.8 VDD                                   |           | VDD       | V    |
| Input voltage, low  | VIL1   | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | Normal input buffer                       | 0         | 0.2 EVDD0 | V    |
|                     |        | P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55, P80, P81, P142, P143                                                       | TTL input buffer<br>4.0 V ≤ EVDD0 ≤ 5.5 V | 0         | 0.8       | V    |
|                     |        |                                                                                                                                            | TTL input buffer<br>3.3 V ≤ EVDD0 < 4.0 V | 0         | 0.5       | V    |
|                     |        |                                                                                                                                            | TTL input buffer<br>2.4 V ≤ EVDD0 < 3.3 V | 0         | 0.32      | V    |
|                     | VIL3   | P20 to P27, P150 to P156                                                                                                                   | 0                                         |           | 0.3 VDD   | V    |
|                     | VIL4   | P60 to P63                                                                                                                                 | 0                                         |           | 0.3 EVDD0 | V    |
|                     | VIL5   | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$                                                                               | 0                                         |           | 0.2 VDD   | V    |

**Caution** The maximum value of VIH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)

| Items                | Symbol | Conditions                                                                                                                                       | MIN.                                     | TYP. | MAX.        | Unit |
|----------------------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|------|-------------|------|
| Output voltage, high | VOH1   | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>IOH1 = -3.0 mA |      | EVDD0 - 0.7 | V    |
|                      |        |                                                                                                                                                  | 2.7 V ≤ EVDD0 ≤ 5.5 V,<br>IOH1 = -2.0 mA |      | EVDD0 - 0.6 | V    |
|                      |        |                                                                                                                                                  | 2.4 V ≤ EVDD0 ≤ 5.5 V,<br>IOH1 = -1.5 mA |      | EVDD0 - 0.5 | V    |
|                      | VOH2   | P20 to P27, P150 to P156                                                                                                                         | 2.4 V ≤ VDD ≤ 5.5 V,<br>IOH2 = -100 μA   |      | VDD - 0.5   | V    |
| Output voltage, low  | VOL1   | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>IOL1 = 8.5 mA  |      | 0.7         | V    |
|                      |        |                                                                                                                                                  | 2.7 V ≤ EVDD0 ≤ 5.5 V,<br>IOL1 = 3.0 mA  |      | 0.6         | V    |
|                      |        |                                                                                                                                                  | 2.7 V ≤ EVDD0 ≤ 5.5 V,<br>IOL1 = 1.5 mA  |      | 0.4         | V    |
|                      |        |                                                                                                                                                  | 2.4 V ≤ EVDD0 ≤ 5.5 V,<br>IOL1 = 0.6 mA  |      | 0.4         | V    |
|                      | VOL2   | P20 to P27, P150 to P156                                                                                                                         | 2.4 V ≤ VDD ≤ 5.5 V,<br>IOL2 = 400 μA    |      | 0.4         | V    |
|                      | VOL3   | P60 to P63                                                                                                                                       | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>IOL3 = 15.0 mA |      | 2.0         | V    |
|                      |        |                                                                                                                                                  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>IOL3 = 5.0 mA  |      | 0.4         | V    |
|                      |        |                                                                                                                                                  | 2.7 V ≤ EVDD0 ≤ 5.5 V,<br>IOL3 = 3.0 mA  |      | 0.4         | V    |
|                      |        |                                                                                                                                                  | 2.4 V ≤ EVDD0 ≤ 5.5 V,<br>IOL3 = 2.0 mA  |      | 0.4         | V    |

**Caution** P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter                | Symbol | Conditions     |                                  |                                         |                  | MIN.                 | TYP. | MAX. | Unit |
|--------------------------|--------|----------------|----------------------------------|-----------------------------------------|------------------|----------------------|------|------|------|
| Supply current<br>Note 1 | IDD1   | Operating mode | HS (high-speed main) mode Note 5 | fHOCO = 64 MHz,<br>fIH = 32 MHz Note 3  | Basic operation  | VDD = 5.0 V          |      | 2.6  | mA   |
|                          |        |                |                                  |                                         |                  | VDD = 3.0 V          |      | 2.6  |      |
|                          |        |                |                                  | fHOCO = 32 MHz,<br>fIH = 32 MHz Note 3  | Basic operation  | VDD = 5.0 V          |      | 2.3  |      |
|                          |        |                |                                  |                                         |                  | VDD = 3.0 V          |      | 2.3  |      |
|                          |        |                | HS (high-speed main) mode Note 5 | fHOCO = 64 MHz,<br>fIH = 32 MHz Note 3  | Normal operation | VDD = 5.0 V          |      | 5.4  | mA   |
|                          |        |                |                                  |                                         |                  | VDD = 3.0 V          |      | 5.4  |      |
|                          |        |                |                                  | fHOCO = 32 MHz,<br>fIH = 32 MHz Note 3  | Normal operation | VDD = 5.0 V          |      | 5.0  |      |
|                          |        |                |                                  |                                         |                  | VDD = 3.0 V          |      | 5.0  |      |
|                          |        |                |                                  | fHOCO = 48 MHz,<br>fIH = 24 MHz Note 3  | Normal operation | VDD = 5.0 V          |      | 4.2  |      |
|                          |        |                |                                  |                                         |                  | VDD = 3.0 V          |      | 4.2  |      |
|                          |        |                |                                  | fHOCO = 24 MHz,<br>fIH = 24 MHz Note 3  | Normal operation | VDD = 5.0 V          |      | 4.0  |      |
|                          |        |                |                                  |                                         |                  | VDD = 3.0 V          |      | 4.0  |      |
|                          |        |                |                                  | fHOCO = 16 MHz,<br>fIH = 16 MHz Note 3  | Normal operation | VDD = 5.0 V          |      | 3.0  |      |
|                          |        |                |                                  |                                         |                  | VDD = 3.0 V          |      | 3.0  |      |
|                          |        |                | HS (high-speed main) mode Note 5 | fMX = 20 MHz Note 2,<br>VDD = 5.0 V     | Normal operation | Square wave input    |      | 3.4  | mA   |
|                          |        |                |                                  |                                         |                  | Resonator connection |      | 3.6  |      |
|                          |        |                |                                  | fMX = 20 MHz Note 2,<br>VDD = 3.0 V     | Normal operation | Square wave input    |      | 3.4  |      |
|                          |        |                |                                  |                                         |                  | Resonator connection |      | 3.6  |      |
|                          |        |                |                                  | fMX = 10 MHz Note 2,<br>VDD = 5.0 V     | Normal operation | Square wave input    |      | 2.1  |      |
|                          |        |                |                                  |                                         |                  | Resonator connection |      | 2.2  |      |
|                          |        |                |                                  | fMX = 10 MHz Note 2,<br>VDD = 3.0 V     | Normal operation | Square wave input    |      | 2.1  |      |
|                          |        |                |                                  |                                         |                  | Resonator connection |      | 2.2  |      |
|                          |        |                | Subsystem clock operation        | fSUB = 32.768 kHz Note 4<br>TA = -40°C  | Normal operation | Square wave input    |      | 4.9  | μA   |
|                          |        |                |                                  |                                         |                  | Resonator connection |      | 4.9  |      |
|                          |        |                |                                  | fSUB = 32.768 kHz Note 4<br>TA = +25°C  | Normal operation | Square wave input    |      | 4.9  |      |
|                          |        |                |                                  |                                         |                  | Resonator connection |      | 4.9  |      |
|                          |        |                |                                  | fSUB = 32.768 kHz Note 4<br>TA = +50°C  | Normal operation | Square wave input    |      | 5.1  |      |
|                          |        |                |                                  |                                         |                  | Resonator connection |      | 5.1  |      |
|                          |        |                |                                  | fSUB = 32.768 kHz Note 4<br>TA = +70°C  | Normal operation | Square wave input    |      | 5.5  |      |
|                          |        |                |                                  |                                         |                  | Resonator connection |      | 5.5  |      |
|                          |        |                |                                  | fSUB = 32.768 kHz Note 4<br>TA = +85°C  | Normal operation | Square wave input    |      | 6.5  |      |
|                          |        |                |                                  |                                         |                  | Resonator connection |      | 6.5  |      |
|                          |        |                |                                  | fSUB = 32.768 kHz Note 4<br>TA = +105°C | Normal operation | Square wave input    |      | 13.0 |      |
|                          |        |                |                                  |                                         |                  | Resonator connection |      | 13.0 |      |


(Notes and Remarks are listed on the next page.)

## Minimum Instruction Execution Time during Main System Clock Operation

T<sub>CY</sub> vs V<sub>DD</sub> (HS (high-speed main) mode)

### 3.5 Peripheral Functions Characteristics

#### AC Timing Test Points



#### 3.5.1 Serial array unit

##### (1) During communication at same potential (UART mode)

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

| Parameter            | Symbol | Conditions                                                                   | HS (high-speed main) Mode |                     | Unit |
|----------------------|--------|------------------------------------------------------------------------------|---------------------------|---------------------|------|
|                      |        |                                                                              | MIN.                      | MAX.                |      |
| Transfer rate Note 1 |        | $2.4\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$                               |                           | $f_{MCK}/12$ Note 2 | bps  |
|                      |        | Theoretical value of the maximum transfer rate<br>$f_{MCK} = f_{CLK}$ Note 3 |                           | 2.6                 | Mbps |

**Note 1.** Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when  $FRQSEL4 = 1$ .

**Note 2.** The following conditions are required for low voltage interface when  $EV_{DD0} < V_{DD}$ .

$2.4\text{ V} \leq EV_{DD0} < 2.7\text{ V}$ : MAX. 1.3 Mbps


**Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock ( $f_{CLK}$ ) are:

HS (high-speed main) mode: 32 MHz ( $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )


16 MHz ( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ )

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



**Remark 1.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

**Remark 2.**  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,



n: Channel number (mn = 00 to 03, 10 to 13))

**(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )****(2/2)**

| Parameter                            | Symbol            | Conditions |                                                    | HS (high-speed main) mode |      | Unit |
|--------------------------------------|-------------------|------------|----------------------------------------------------|---------------------------|------|------|
|                                      |                   |            |                                                    | MIN.                      | MAX. |      |
| $\overline{\text{SSI00}}$ setup time | $t_{\text{SSIK}}$ | DAPmn = 0  | $2.7\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ | 240                       |      | ns   |
|                                      |                   |            | $2.4\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ | 400                       |      | ns   |
|                                      |                   | DAPmn = 1  | $2.7\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ | $1/f_{\text{MCK}} + 240$  |      | ns   |
|                                      |                   |            | $2.4\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ | $1/f_{\text{MCK}} + 400$  |      | ns   |
| $\overline{\text{SSI00}}$ hold time  | $t_{\text{kSSI}}$ | DAPmn = 0  | $2.7\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ | $1/f_{\text{MCK}} + 240$  |      | ns   |
|                                      |                   |            | $2.4\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ | $1/f_{\text{MCK}} + 400$  |      | ns   |
|                                      |                   | DAPmn = 1  | $2.7\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ | 240                       |      | ns   |
|                                      |                   |            | $2.4\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ | 400                       |      | ns   |

**Caution** Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

**CSI mode connection diagram (during communication at same potential)**
**CSI mode connection diagram (during communication at same potential)**  
**(Slave Transmission of slave select input function (CSI00))**


**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

**Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

**3.6.2 Temperature sensor characteristics/internal reference voltage characteristic**

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V, HS (high-speed main) mode)

| Parameter                         | Symbol  | Conditions                                         | MIN. | TYP. | MAX. | Unit  |
|-----------------------------------|---------|----------------------------------------------------|------|------|------|-------|
| Temperature sensor output voltage | VTMPS25 | Setting ADS register = 80H, TA = +25°C             |      | 1.05 |      | V     |
| Internal reference voltage        | VBGR    | Setting ADS register = 81H                         | 1.38 | 1.45 | 1.5  | V     |
| Temperature coefficient           | FVTMPS  | Temperature sensor that depends on the temperature |      | -3.6 |      | mV/°C |
| Operation stabilization wait time | tAMP    |                                                    | 5    |      |      | μs    |

**3.6.3 D/A converter characteristics**


(TA = -40 to +105°C, 2.4 V ≤ EVSS0 = EVSS1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter     | Symbol | Conditions    |                     | MIN. | TYP. | MAX. | Unit |
|---------------|--------|---------------|---------------------|------|------|------|------|
| Resolution    | RES    |               |                     |      |      | 8    | bit  |
| Overall error | AINL   | Rload = 4 MΩ  | 2.4 V ≤ VDD ≤ 5.5 V |      |      | ±2.5 | LSB  |
|               |        | Rload = 8 MΩ  | 2.4 V ≤ VDD ≤ 5.5 V |      |      | ±2.5 | LSB  |
| Settling time | tSET   | Cload = 20 pF | 2.7 V ≤ VDD ≤ 5.5 V |      |      | 3    | μs   |
|               |        |               | 2.4 V ≤ VDD < 2.7 V |      |      | 6    | μs   |

### 3.10 Timing of Entry to Flash Memory Programming Modes

( $T_A = -40$  to  $+105^{\circ}\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )

| Parameter                                                                                                                                                        | Symbol              | Conditions                                                 | MIN. | TYP. | MAX. | Unit          |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|------------------------------------------------------------|------|------|------|---------------|
| How long from when an external reset ends until the initial communication settings are specified                                                                 | $t_{\text{SUINIT}}$ | POR and LVD reset must end before the external reset ends. |      |      | 100  | ms            |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends                                                                         | $t_{\text{SU}}$     | POR and LVD reset must end before the external reset ends. | 10   |      |      | $\mu\text{s}$ |
| How long the TOOL0 pin must be kept at the low level after an external reset ends<br>(excluding the processing time of the firmware to control the flash memory) | $t_{\text{HD}}$     | POR and LVD reset must end before the external reset ends. | 1    |      |      | ms            |



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark**  $t_{\text{SUINIT}}$ : The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.


$t_{\text{SU}}$ : How long from when the TOOL0 pin is placed at the low level until a pin reset ends

$t_{\text{HD}}$ : How long to keep the TOOL0 pin at the low level from when the external resets end (excluding the processing time of the firmware to control the flash memory)

## 4.6 48-pin products


R5F104GAAFB, R5F104GCAFB, R5F104GDAFB, R5F104GEAFB, R5F104GFAFB, R5F104GGAFB,  
 R5F104GHAFB, R5F104GJAFB  
 R5F104GADFB, R5F104GCDFB, R5F104GDDFB, R5F104GEDFB, R5F104GFDFB, R5F104GGDFB,  
 R5F104GHDFB, R5F104JDFB  
 R5F104GAGFB, R5F104GCGFB, R5F104GDGFB, R5F104GEGFB, R5F104GFGFB, R5F104GGGFB,  
 R5F104GHGFB, R5F104GJGFB

| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-LFQFP48-7x7-0.50 | PLQP0048KF-A | P48GA-50-8EU-1 | 0.16            |



R5F104LCAFB, R5F104LDAFB, R5F104LEAFB, R5F104LFAFB, R5F104LGAFB, R5F104LHAFB,  
 R5F104LJAFB  
 R5F104LCDFB, R5F104LDDFB, R5F104LEDFB, R5F104LDFB, R5F104LGDFB, R5F104LHDFB,  
 R5F104LJDFB  
 R5F104LCGFB, R5F104LDGFB, R5F104LEGFB, R5F104LFGFB, R5F104LGGFB, R5F104LHGFB,  
 R5F104LJGFB

| JEITA Package Code   | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|----------------------|--------------|----------------|-----------------|
| P-LFQFP64-10x10-0.50 | PLQP0064KF-A | P64GB-50-UEU-2 | 0.35            |



#### NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.