

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

XFI


| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 34 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 10x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LFQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104gcafb-30 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.8 64-pin products


- 64-pin plastic LQFP (14 × 14 mm, 0.8 mm pitch)
- + 64-pin plastic LQFP (12 \times 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



- Note 1. Mounted on the 96 KB or more code flash memory products.
- Note 2. Mounted on the 384 KB or more code flash memory products.
- Caution 1. Make EVsso pin the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.
- **Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

RENESAS


1.5.5 44-pin products



Note Mounted on the 96 KB or more code flash memory products.



1.5.9 80-pin products





1.6 Outline of Functions

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

| | | 30-pin | 32-pin | 36-pin | (1/2 40-pin | | |
|----------------------|--|--|--|--|---|--|--|
| | Item | R5F104Ax (x = A, C to E) | R5F104Bx (x = A, C to E) | R5F104Cx (x = A, C to E) | R5F104Ex (x = A, C to E) | | |
| Code flash mer | mory (KB) | (X = A, 0 to L) (X = A, 0 to L) (X = A, 0 to L) 16 to 64 16 to 64 16 to 64 | | | | | |
| Data flash merr | 4 | 4 | | | | | |
| RAM (KB) | | 2.5 to 5.5 Note | 2.5 to 5.5 Note | 2.5 to 5.5 Note | 2.5 to 5.5 Note | | |
| Address space | | 1 MB | 2.0 10 0.0 | 2.0 10 0.0 | 2.0 10 0.0 | | |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscilla HS (high-speed main) moo HS (high-speed main) moo LS (low-speed main) mode LV (low-voltage main) mode | de: 1 to 20 MHz (V _{DD} = 2 de: 1 to 16 MHz (V _{DD} = 2 e: 1 to 8 MHz (V _{DD} = 1.8 | .7 to 5.5 V), .4 to 5.5 V), 3 to 5.5 V), | | | |
| | High-speed on-chip oscillator clock (fi⊣) | HS (high-speed main) mod HS (high-speed main) mod LS (low-speed main) mode LV (low-voltage main) mode | de: 1 to 16 MHz (VDD = 2. e: 1 to 8 MHz (VDD = 1.8 | 4 to 5.5 V), to 5.5 V), | | | |
| Subsystem cloc | ck | | _ | | XT1 (crystal) oscillation external subsystem clock input (EXCLKS) 32.768 kHz | | |
| Low-speed on-o | chip oscillator clock | 15 kHz (TYP.): Vod = 1.6 to | o 5.5 V | | | | |
| General-purpos | se register | 8 bits \times 32 registers (8 bits | $\times8$ registers $\times4$ banks) | | | | |
| Minimum instru | ction execution time | $0.03125\mu s$ (High-speed or | n-chip oscillator clock: fill : | = 32 MHz operation) | | | |
| | | $0.05\mu s$ (High-speed system | m clock: f _{MX} = 20 MHz op | eration) | | | |
| | | | _ | | 30.5 μs (Subsystem clock: fsue = 32.768 kH operation) | | |
| Instruction set | | Data transfer (8/16 bits) Adder and subtractor/log Multiplication (8 bits × 8 l Multiplication and Accum Rotate, barrel shift, and t | bits, 16 bits \times 16 bits), Div nulation (16 bits \times 16 bits + | + 32 bits) | | | |
| I/O port | Total | 26 | 28 | 32 | 36 | | |
| | CMOS I/O | 21 | 22 | 26 | 28 | | |
| | CMOS input | 3 | 3 | 3 | 5 | | |
| | CMOS output | _ | _ | — | - | | |
| | N-ch open-drain I/O (6 V tolerance) | 2 | 3 | 3 | 3 | | |
| Timer | 16-bit timer | 8 channels (TAU: 4 channels, Timer R | J: 1 channel, Timer RD: 2 | channels, Timer RG: 1 c | hannel) | | |
| | Watchdog timer | 1 channel | | | | | |
| | Real-time clock (RTC) | 1 channel | | | | | |
| | 12-bit interval timer | 1 channel | | | | | |
| | Timer output | Timer outputs: 13 channels PWM outputs: 9 channels | 5 | | | | |
| | RTC output | | _ | | 1 • 1 Hz (subsystem clock: fsu = 32.768 kHz) | | |

(Note is listed on the next page.)



2. ELECTRICAL SPECIFICATIONS (TA = -40 to $+85^{\circ}$ C)

This chapter describes the following electrical specifications.

Target products A: Consumer applications TA = -40 to +85°C

R5F104xxAxx

- D: Industrial applications TA = -40 to +85°C R5F104xxDxx
- G: Industrial applications when TA = -40 to +105°C products is used in the range of TA = -40 to +85°C R5F104xxGxx
- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.



2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-----------------------------|--------|---|--|------|------|------------------|------|
| Output current, high Note 1 | Іон1 | Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | $1.6 \text{ V} \le \text{EVdd} \le 5.5 \text{ V}$ | | | -10.0 Note 2 | mA |
| | | Total of P00 to P04, P40 to P47, | $4.0~V \leq EV_{DD0} \leq 5.5~V$ | | | -55.0 | mA |
| | | P102, P120, P130, P140 to P145 | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$ | | | -10.0 | mA |
| | | (When duty \leq 70% ^{Note 3}) | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 2.7 \text{ V}$ | | | -5.0 | mA |
| | | | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$ | | | -2.5 | mA |
| | | Total of P05, P06, P10 to P17, | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ | | | -80.0 | mA |
| | | P30, P31, P50 to P57, | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$ | | | -19.0 | mA |
| | | P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 2.7 \text{ V}$ | | | -10.0 | mA |
| | | P111, P146, P147 (When duty ≤ 70% ^{Note 3}) | 1.6 V ≤ EVDD0 < 1.8 V | | | -5.0 | mA |
| | | Total of all pins (When duty \leq 70% ^{Note 3}) | $1.6 \text{ V} \le \text{EVDD0} \le 5.5 \text{ V}$ | | | -135.0 Note 4 | mA |
| | Іон2 | H2 Per pin for P20 to P27, P150 to P156 | $1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$ | | | -0.1 Note 2 | mA |
| | | Total of all pins (When duty \leq 70% ^{Note 3}) | $1.6~V \le V \text{DD} \le 5.5~V$ | | | -1.5 | mA |

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IOH = -10.0 mA Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Note 4. -100 mA for industrial applications (R5F104xxDxx, R5F104xxGxx).

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.



Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

| Items | Symbol | Condition | าร | MIN. | TYP. | MAX. | Unit |
|----------------------|--------|--|---|-------------|------|------|------|
| Output voltage, high | VOH1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, | 4.0 V ≤ EVDD0 ≤ 5.5 V, Іон1 = -10.0 mA | EVDD0 - 1.5 | | | V |
| | | P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, | 4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -3.0 mA | EVDD0 - 0.7 | | | V |
| | | | 1.8 V ≤ EVDD0 ≤ 5.5 V, Іон1 = -1.5 mA | EVDD0 - 0.5 | | | V |
| | | | 1.6 V ≤ EVDD0 < 1.8 V, Іон1 = -1.0 mA | EVDD0 - 0.5 | | | V |
| | Voh2 | P20 to P27, P150 to P156 | 1.6 V ≤ VDD ≤ 5.5 V, IOH2 = -100 μA | Vdd - 0.5 | | | V |
| Output voltage, low | VOL1 | P31, P40 to P47, P50 to P57, Iou P64 to P67, P70 to P77, 4.0 P80 to P87, P100 to P102, P110, Iou | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 20.0 mA | | | 1.3 | V |
| | | | $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 8.5 \text{ mA}$ | | | 0.7 | V |
| | | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 3.0 mA | | | 0.6 | V |
| | | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 1.5 mA | | | 0.4 | V |
| | | | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 0.6 mA | | | 0.4 | V |
| | | | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 0.3 mA | | | 0.4 | V |
| | Vol2 | P20 to P27, P150 to P156 | $1.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V},$ $I_{OL2} = 400 \mu\text{A}$ | | | 0.4 | V |
| | Vol3 | P60 to P63 | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 15.0 mA | | | 2.0 | V |
| | | | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 5.0 mA | | | 0.4 | V |
| | | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 3.0 mA | | | 0.4 | V |
| | | | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 2.0 mA | | | 0.4 | V |
| | | | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 1.0 mA | | | 0.4 | V |

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

| Parameter | Symbol | C | Conditions | | peed ode | LS (low-sp main) mo | | LV (low-vo main) mo | 0 | Unit |
|--|--------|--------------------------------------|---|--------------|-------------|------------------------|------|------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkCY1 | tkcy1 ≥ 2/fclk | $4.0~V \leq EV_{DD0} \leq 5.5~V$ | 62.5 | | 250 | | 500 | | ns |
| | | | $2.7 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$ | 83.3 | | 250 | | 500 | | ns |
| SCKp high-/low-level | tкнı, | $4.0 \text{ V} \leq EV_{DD0}$ | ≤ 5.5 V | tксү1/2 - 7 | | tксү1/2 - 50 | | tксү1/2 - 50 | | ns |
| width | tĸ∟1 | $2.7 \text{ V} \leq EV_{\text{DD0}}$ | ≤ 5.5 V | tксү1/2 - 10 | | tксү1/2 - 50 | | tксү1/2 - 50 | | ns |
| SIp setup time (to SCKp↑) | tsik1 | $4.0 \; V \leq EV_{\text{DD0}}$ | ≤ 5.5 V | 23 | | 110 | | 110 | | ns |
| Note 1 | | $2.7 \text{ V} \leq EV_{DD0}$ | ≤ 5.5 V | 33 | | 110 | | 110 | | ns |
| SIp hold time (from SCKp↑) ^{Note 2} | tksi1 | 2.7 V ≤ EVDD0 | ≤ 5.5 V | 10 | | 10 | | 10 | | ns |
| Delay time from SCKp↓ to SOp output ^{Note 3} | tkso1 | C = 20 pF Note | : 4 | | 10 | | 10 | | 10 | ns |

(TA = -40 to +85°C, 2.7 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. This value is valid only when CSI00's peripheral I/O redirect function is not used.

Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),

g: PIM and POM numbers (g = 1)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|---------------------------------|--------|--|---|--------|-----------------------|-------------------|------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error Note 1 | AINL | 10-bit resolution | $1.8~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$ | | 1.2 | ±7.0 | LSB |
| | | | 1.6 V \leq VDD \leq 5.5 V Note 3 | | 1.2 | ±10.5 | LSB |
| Conversion time | tconv | 10-bit resolution | $3.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 2.125 | | 39 | μs |
| | | Target pin: ANI0 to ANI14, ANI16 to ANI20 | $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 3.1875 | | 39 | μs |
| | | 1 | $1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 17 | | 39 | μs |
| | | | $1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 57 | | 95 | μs |
| | | 10-bit resolution | $3.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 2.375 | | 39 | μs |
| | | Target pin: internal reference voltage, and temperature sensor output voltage | $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 3.5625 | | 39 | μs |
| | | (HS (high-speed main) mode) | $2.4~V \leq V_{DD} \leq 5.5~V$ | 17 | | 39 | μs |
| Zero-scale error Notes 1, 2 | Ezs | 10-bit resolution | $1.8~V \leq V_{DD} \leq 5.5~V$ | | | ±0.60 | %FSR |
| | | | $1.6~V \leq V_{DD} \leq 5.5~V~\text{Note}~3$ | | | ±0.85 | %FSR |
| Full-scale error Notes 1, 2 | Efs | 10-bit resolution | $1.8~V \leq V_{DD} \leq 5.5~V$ | | | ±0.60 | %FSR |
| | | | 1.6 V \leq VDD \leq 5.5 V Note 3 | | | ±0.85 | %FSR |
| Integral linearity error Note 1 | ILE | 10-bit resolution | $1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | | | ±4.0 | LSB |
| | | | $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ Note 3 | | | ±6.5 | LSB |
| Differential linearity error | DLE | 10-bit resolution | $1.8~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$ | | | ±2.0 | LSB |
| Note 1 | | | $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ Note 3 | | | ±2.5 | LSB |
| Analog input voltage | VAIN | ANI0 to ANI14 | | 0 | | Vdd | V |
| | | ANI16 to ANI20 | | 0 | | EV _{DD0} | V |
| | | Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) r | node) | ١ | / _{BGR} Note | 4 | V |
| | | Temperature sensor output voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) r | node) | Vī | MPS25 Not | te 4 | V |

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).

Note 4. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



Absolute Maximum Ratings

(2/2)

| | | | | | (21 |
|----------------------------------|---------|----------------------|---|-------------|------|
| Parameter | Symbols | | Conditions | Ratings | Unit |
| Output current, high | Іон1 | Per pin | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | -40 | mA |
| | | Total of all pins | P00 to P04, P40 to P47, P102, P120, P130, P140 to P145 | -70 | mA |
| | | -170 mA | P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147 | -100 | mA |
| | Іон2 | Per pin | P20 to P27, P150 to P156 | -0.5 | mA |
| | | Total of all pins | | -2 | mA |
| Output current, low | IOL1 | Per pin | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | 40 | mA |
| | | Total of all pins | P00 to P04, P40 to P47, P102, P120, P130, P140 to P145 | 70 | mA |
| | | 170 mA | P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147 | 100 | mA |
| | IOL2 | Per pin | P20 to P27, P150 to P156 | 1 | mA |
| | | Total of all pins | | 5 | mA |
| Operating ambient temperature | Та | - | pperation mode mory programming mode | -40 to +105 | °C |
| Storage temperature | Tstg | | | -65 to +150 | °C |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



| | - | $\mathbf{E}\mathbf{V}\mathbf{D}\mathbf{D}0 = \mathbf{E}\mathbf{V}\mathbf{D}\mathbf{D}1 \leq \mathbf{V}\mathbf{D}\mathbf{D} \leq 5.3 \mathbf{V},$ | | , | | | (4/: |
|----------------------|--------|--|--|-------------|------|------|------|
| Items | Symbol | Condition | IS | MIN. | TYP. | MAX. | Unit |
| Output voltage, high | Voh1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, | $\begin{array}{l} 4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ \\ \text{IOH1} = -3.0 \text{ mA} \end{array}$ | EVDD0 - 0.7 | | | V |
| | | P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, | 2.7 V ≤ EVDD0 ≤ 5.5 V, Іон1 = -2.0 mA | EVDD0 - 0.6 | | | V |
| | | P111, P120, P130, P140 to P147 2.4 V \leq EVDD0 \leq 5.5 V, IOH1 = -1.5 mA | EVDD0 - 0.5 | | | V | |
| | Voh2 | P20 to P27, P150 to P156 | 2.4 V ≤ Vdd ≤ 5.5 V, Ioh2 = -100 μA | Vdd - 0.5 | | | V |
| Output voltage, low | Vol1 | P31, P40 to P47, P50 to P57, I P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, | $4.0 V \le EV_{DD0} \le 5.5 V$, IOL1 = 8.5 mA | | | 0.7 | V |
| | | | $\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL1}} = 3.0 \ \text{mA} \end{array}$ | | | 0.6 | V |
| | | P111, P120, P130, P140 to P147 | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL1 = 1.5 mA | | | 0.4 | V |
| | | | $\begin{array}{l} 2.4 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL1}} = 0.6 \ \text{mA} \end{array}$ | | | 0.4 | V |
| | Vol2 | P20 to P27, P150 to P156 | $\begin{array}{l} \text{2.4 V} \leq \text{V}\text{dd} \leq 5.5 \text{ V},\\ \text{I}\text{OL2} = 400 \ \mu\text{A} \end{array}$ | | | 0.4 | V |
| | Vol3 | P60 to P63 | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 15.0 mA | | | 2.0 | V |
| | | | $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 5.0 \text{ mA}$ | | | 0.4 | V |
| | | | $\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL3}} = 3.0 \ \text{mA} \end{array}$ | | | 0.4 | V |
| | | | $2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOL3 = 2.0 mA | | | 0.4 | V |

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)


Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)



Supply voltage VDD [V]



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

| Parameter | Symbol | | Conditions | HS (high-spe | ed main) mode | Unit |
|---------------|--------|--------------|---|--------------|---------------|------|
| | | | | MIN. | MAX. | |
| Transfer rate | | transmission | $\begin{array}{l} 4.0 \; V \leq E V_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$ | | Note 1 | bps |
| | | | Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 1.4 k Ω , V_b = 2.7 V | | 2.6 Note 2 | Mbps |
| | | | $2.7 V \le EV_{DD0} < 4.0 V,$ $2.3 V \le V_b \le 2.7 V$ | | Note 3 | bps |
| | | | Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 k Ω , V_b = 2.3 V | | 1.2 Note 4 | Mbps |
| | | | $2.4 V \le EV_{DD0} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V$ | | Note 5 | bps |
| | | | Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V | | 0.43 Note 6 | Mbps |

Note 1. The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EVDD0 \leq 5.5 V and 2.7 V \leq Vb \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
Baud rate error (theoretical value) =
$$\frac{\frac{1}{Transfer rate \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{Transfer rate}) \times Number of transferred bits}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides

- Note 2.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **Note 3.** The smaller maximum transfer rate derived by using fMck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EVDD0 < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate = -

$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$

1

al value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times 100 [\%]}$$


Baud rate error (theoretical value) =

* This value is the theoretical value of the relative difference between the transmission and reception sides


Note 4.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.


RENESAS

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





Remark 1. Rb[Ω]: Communication line (TxDq) pull-up resistance,

Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fMCK: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))


Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.



3.10 Timing of Entry to Flash Memory Programming Modes

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|---------|---|------|------|------|------|
| How long from when an external reset ends until the initial communication settings are specified | tsuinit | POR and LVD reset must end before the external reset ends. | | | 100 | ms |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends | tsu | POR and LVD reset must end before the external reset ends. | 10 | | | μs |
| How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory) | thd | POR and LVD reset must end before the external reset ends. | 1 | | | ms |



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

- **Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.
 - tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
 - tHD: How long to keep the TOOL0 pin at the low level from when the external resets end
 - (excluding the processing time of the firmware to control the flash memory)



R5F104GAANA, R5F104GCANA, R5F104GDANA, R5F104GEANA, R5F104GFANA, R5F104GGANA, R5F104GHANA, R5F104GJANA


R5F104GADNA, R5F104GCDNA, R5F104GDDNA, R5F104GEDNA, R5F104GFDNA, R5F104GGDNA, R5F104GJDNA, R5F104GJDNA

R5F104GAGNA, R5F104GCGNA, R5F104GDGNA, R5F104GEGNA, R5F104GFGNA, R5F104GGGNA,

R5F104GHGNA, R5F104GJGNA

R5F104GKANA, R5F104GLANA

R5F104GKGNA, R5F104GLGNA




©2012 Renesas Electronics Corporation. All rights reserved.



4.10 100-pin products

R5F104PFAFB, R5F104PGAFB, R5F104PHAFB, R5F104PJAFB R5F104PFDFB, R5F104PGDFB, R5F104PHDFB, R5F104PJDFB R5F104PFGFB, R5F104PGGFB, R5F104PHGFB, R5F104PJGFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|-----------------------|--------------|-----------------|-----------------|
| P-LFQFP100-14x14-0.50 | PLQP0100KE-A | P100GC-50-GBR-1 | 0.69 |



©2012 Renesas Electronics Corporation. All rights reserved.



| REVISION HISTORY RL78/G14 Datasheet |
|-------------------------------------|
|-------------------------------------|

| Rev. | Date | Description | | |
|------|--------------|--------------------------------------|---|--|
| | | Page | Summary | |
| 3.20 | Jan 05, 2015 | p.135, 137, 139, 141, 143, 145 | Modification of specifications in 3.3.2 Supply current characteristics | |
| | | p.197 | Modification of part number in 4.7 52-pin products | |
| 3.30 | Aug 12, 2016 | p.143, 145 | Addition of maximum values in (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products of 3.3.2 Supply current characteristics | |

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.