

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

XFI


Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104gcafb-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.3.4 40-pin products

• 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}).$ 


Remark 1. For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

Remark 3. It is recommended to connect an exposed die pad to Vss.



# 1.5.4 40-pin products



**Note** Mounted on the 96 KB or more code flash memory products.



Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xD (x = A to C, E to G, J, L): Start address FE900H
	R5F104xE (x = A to C, E to G, J, L): Start address FE900H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



(R20UT2944).

 Note
 The flash library uses RAM in self-programming and rewriting of the data flash memory.

 The target products and start address of the RAM areas used by the flash library are shown below.

 R5F104xL (x = G, L, M, P): Start address F3F00H

 For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family



# (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Un
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.6		m/
urrent		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.6		
ote 1				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.3		
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.6 2.6		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.4	10.2	m/
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.4	10.2	
				fносо = 32 MHz,	Normal	VDD = 5.0 V		5.0	9.6	
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.0	9.6	1
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.2	7.8	
	fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.2	7.8	1			
				fносо = 24 MHz,	Normal	VDD = 5.0 V		4.0	7.4	1
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.0	7.4	1
				fносо = 16 MHz,	2 MHz Note 3operation $\nabla_{DD} = 3.0 V$ = 32 MHz, 2 MHz Note 3Basic operation $V_{DD} = 5.0 V$ = 64 MHz, 2 MHz Note 3Normal 		3.0	5.3		
				fiH = 16 MHz Note 3	operation	VDD = 3.0 V		3.0	5.3	1
			LS (low-speed main)	fносо = 8 MHz,	Normal	VDD = 3.0 V		1.4	2.3	n
			mode Note 5	fiH = 8 MHz Note 3	operation	VDD = 2.0 V		1.4	2.3	1
			LV (low-voltage main)	fносо = 4 MHz,	Normal	VDD = 3.0 V		1.3	1.9	n
mode	mode Note 5	fiH = 4 MHz Note 3 op	operation	VDD = 2.0 V		1.3	1.9	1		
			HS (high-speed main)			Square wave input		3.4	6.2	r
		mode Note 5	mode Note 5			Resonator connection		3.6	6.4	1
				f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal	Square wave input		3.4	6.2	1
					operation	Resonator connection		3.6	6.4	-
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.1	3.6	1
				VDD = 5.0 V	operation	Resonator connection	4.2         4.0         4.0         3.0         3.0         1.4         1.4         1.3         1.3         3.4         3.6         2.1         2.2         2.1         2.2         1.2         1.2         4.9         4.9         4.9         4.9	2.2	3.7	-
				f <sub>MX</sub> = 10 MHz Note 2,	Normal	Square wave input		3.6	-	
				VDD = 3.0 V	operation	Resonator connection		2.3           5.4         10.2           5.4         10.2           5.0         9.6           5.0         9.6           4.2         7.8           4.2         7.8           4.2         7.8           4.2         7.8           4.0         7.4           3.0         5.3           3.0         5.3           1.4         2.3           1.4         2.3           1.4         2.3           1.3         1.9           1.3         1.9           3.4         6.2           3.6         6.4           3.4         6.2           3.6         6.4           3.4         6.2           3.6         6.4           3.1         9           1.2         3.7           2.1         3.6           2.2         3.7           2.1         3.6           2.2         3.7           1.2         2.2           1.2         2.3           1.2         2.3           1.2         2.3           4.9         7.1	3.7	-
			LS (low-speed main)	f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> ,	Normal				2.2	r
			mode Note 5	VDD = 3.0 V	operation				1	
				f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> .	Normal					1
				$V_{DD} = 2.0 V$						-
			Subsystem clock	fsub = 32.768 kHz Note 4	Normal					ŀ
			operation	$T_A = -40^{\circ}C$						1
	fsue = 32 768 kHz Note 4	Normal					-			
	$T_A = +25^{\circ}C$						-			
			fsub = 32.768 kHz Note 4	Normal					-	
				$T_A = +50^{\circ}C$						-
				fsug = 32.768 kHz Note 4	Normal	Square wave input				-
				$T_A = +70^{\circ}C$	operation	Resonator connection				-
					Normal	Square wave input				-
				fsub = 32.768 kHz <sup>Note 4</sup> T <sub>A</sub> = +85°C	operation	Resonator connection				-

(Notes and Remarks are listed on the next page.)



**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



## RL78/G14

# (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)


Parameter	Symbol		Conditions	HS (high-s main) mo		LS (low-speed mode	,	LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксү1	tксү1 ≥ 2/fс∟к	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	200		1150		1150		ns
			$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	300		1150		1150		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \\ 2.7 \; V \leq V_{b} \leq V \\ C_{b} = 20 \; pF, \; R_{b} \end{array}$	4.0 V,	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq 2 \\ C_{b} \texttt{=} 20 \ pF, \ R_{b} \end{array}$	2.7 V,	tксү1/2 - 120		tксү1/2 - 120		tксү1/2 - 120	ode	ns
SCKp low-level width	tĸ∟1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \\ 2.7 \; V \leq V_{b} \leq \\ C_{b} \texttt{=} 20 \; pF, \; R_{b} \end{array}$	4.0 V,	tксү1/2 - 7		tксү1/2 - 50		tксү1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} \texttt{=} 20 \ pF, \ R_{b} \end{array}$	2.7 V,	tксү1/2 - 10		tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsik1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \\ 2.7 \; V \leq V_{b} \leq \\ C_{b} = 20 \; pF, \; R_{b} \end{array}$	4.0 V,	58		479		479		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} \texttt{=} 20 \ pF, \ R_{b} \end{array}$	2.7 V,	121		479		479		ns
SIp hold time (from SCKp↑) <sup>Note 1</sup>	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \\ 2.7 \; V \leq V_{b} \leq \\ C_{b} = 20 \; pF, \; R_{b} \end{array}$	4.0 V,	10		10		10		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} \texttt{=} 20 \ pF, \ R_{b} \end{array}$	2.7 V,	10		10		10		ns
Delay time from SCKp↓ to SOp out- put <sup>Note 1</sup>	tkso1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \\ 2.7 \; V \leq V_{b} \leq \\ C_{b} = 20 \; pF, \; R_{b} \end{array}$	4.0 V,		60		60		60	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} \texttt{=} 20 \ pF, \ R_{b} \end{array}$	2.7 V,		130		130		130	ns

(TA = -40 to +85°C, 2.7 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(Notes, Caution, and Remarks are listed on the next page.)



# CSI mode connection diagram (during communication at different potential



- **Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



Parameter	up time tsu:DAT n) d time thD:DAT	Symbol Conditions	HS (high-speed main) mode		LS (low-speed m mode	nain)	LV (low-voltage r mode	Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1/fмск + 135 Note 3		1/fmck + 190 Note 3		1/fмск + 190 Note 3		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/fмск + 190 Note 3		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/f <sub>MCK</sub> + 190 Note 3		ns
		$\begin{array}{l} 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_{b} \leq 2.0 \; V \; ^{Note 2}, \\ C_{b} = 100 \; pF, \; R_{b} = 5.5 \; k\Omega \end{array}$	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/fмск + 190 Note 3	e 3	ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	305	0	305	0	305	ns
	ansmission)	$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	355	0	355	0	355	ns
		$ \begin{split} & 1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ & 1.6 \; \text{V} \leq \text{V}_{b} \leq 2.0 \; \text{V} \; ^{\text{Note 2}}, \\ & \text{C}_{b} = 100 \; \text{pF}, \; \text{R}_{b} = 5.5 \; \text{k}\Omega \end{split} $	0	405	0	405	0	405	ns

# (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

(2/2)

Note 1. The value must also be equal to or less than fmck/4.

**Note 2.** Use it with  $EV_{DD0} \ge V_b$ .

**Note 3.** Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$		1.2	±7.0	LSB
			1.6 V $\leq$ VDD $\leq$ 5.5 V Note 3		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.125		39	μs
		Target pin: ANI0 to ANI14, ANI16 to ANI20	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	μs
			$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
			$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	57		10         2       ±7.0         2       ±10.5         39       39         95       39         95       39         95       39         10       10.5         ±0.60       ±0.60         ±0.85       ±0.60         ±0.60       ±0.85         ±0.5       ±4.0         ±2.5       VDD         EVDD0       EVDD0	μs
		10-bit resolution	$3.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.375			μs
		Target pin: internal reference voltage, and temperature sensor output voltage	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	39	μs		
		(HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		10         ±7.0         ±10.5         39         39         39         39         39         39         39         39         39         39         39         39         39         39         39         100         ±0.60         ±0.85         ±0.60         ±0.85         ±4.0         ±6.5         ±2.0         ±2.5         Vob         EVobo         4	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V~\text{Note}~3$			10         ±7.0         ±10.5         39         39         39         39         39         39         39         39         39         39         39         39         39         39         39         100         ±0.60         ±0.85         ±0.60         ±0.85         ±0.85         ±0.85         ±0.85         ±0.85         ±0.85         ±0.85         ±0.85         ±0.85         ±0.85         ±0.85         ±0.85         ±2.0         ±2.5         VDD         EVDD0         tet 4	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
			1.6 V $\leq$ VDD $\leq$ 5.5 V Note 3			±0.85	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			±4.0	LSB
			$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ Note 3			±6.5	LSB
Differential linearity error	DLE	10-bit resolution	$1.8~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$			±2.0	LSB
Note 1			$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ Note 3			±2.5	LSB
Analog input voltage	VAIN	ANI0 to ANI14		0		Vdd	V
		ANI16 to ANI20		0		EV <sub>DD0</sub>	V
		Internal reference voltage $V_{BGR}$ Note 4(2.4 V $\leq$ VpD $\leq$ 5.5 V, HS (high-speed main) mode)			4	V	
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) r	node)	Vī	MPS25 Not	te 4	V

**Note 1.** Excludes quantization error (±1/2 LSB).

**Note 2.** This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).


Note 4. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



#### 2.7 **RAM Data Retention Characteristics**

(TA = -40 to +85°C, Vss = 0V)										
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit				
Data retention supply voltage	VDDDR		1.46 Note		5.5	V				

The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset Note is effected, but RAM data is not retained when a POR reset is effected.



#### 2.8 **Flash Memory Programming Characteristics**

(T <sub>A</sub> = -40 to +85°C,	$1.8 V \leq V DD \leq 5.5$	V. Vss = 0 V
(17 - 40.001000)		·, · · · · · · · · · · · · · · · · · ·

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	$1.8 \text{ V} \le \text{V}\text{DD} \le 5.5 \text{ V}$	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C	100,000			
		Retained for 20 years TA = 85°C	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self-programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

#### 2.9 **Dedicated Flash Memory Programmer Communication (UART)**

## (TA = -40 to +85°C, 1.8 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



Items	Symbol	Conditions	3	MIN.	TYP.	MAX.	Unit
Input voltage, high	ViH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0.8 EVDD0		EVDD0	V
	VIH2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	2.2		EVDD0	V
		:	TTL input buffer 3.3 V $\leq$ EV <sub>DD0</sub> < 4.0 V	2.0		EVDD0	V
			TTL input buffer 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V	1.5		EVDD0	V
	Vінз	P20 to P27, P150 to P156	0 to P27, P150 to P156			Vdd	V
	VIH4	P60 to P63	0.7 EVDD0		6.0	V	
	VIH5	P121 to P124, P137, EXCLK, EX	0.8 Vdd		Vdd	V	
Input voltage, low	VIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		0.2 EVDD0	V
	VIL2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer 4.0 V $\leq$ EVDD0 $\leq$ 5.5 V	0		0.8	V
		P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20 to P27, P150 to P156	0		0.3 Vdd	V	
	VIL4	P60 to P63		0		0.3 EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EX	CLKS, RESET	0		0.2 VDD	V

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

(3/5)

The maximum value of VIH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.

Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins. Remark

Caution



Items	Symbol	Conditi	ions		MIN.	TYP.	MAX.	Unit
Input leakage cur- rent, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVDD0				1	μΑ
	Ilih2	P20 to P27, P137, P150 to P156, RESET	VI = VDD				1	μA
	Ішнз	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
				In resonator con- nection			10	μA
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVsso				-1	μΑ
	Ilil2	P20 to P27, P137, P150 to P156, RESET	VI = Vss				-1	μA
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
				In resonator con- nection			-10	μA
On-chip pull-up resistance	Ru	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVsso	, In input port	10	20	100	kΩ

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(5/5)

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



<R> <R>

<R> <R>

<R> <R>

# (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

# (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Uni
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.9		mA
current Note 1		ing mode	mode Note 5	fin = 32 MHz Note 3	operation	VDD = 3.0 V		2.9		1
				fносо = 32 MHz, fiн = 32 MHz <sup>Note 3</sup>	Basic	VDD = 5.0 V		2.5		1
					operation	VDD = 3.0 V		2.5		1
			HS (high-speed main) mode Note 5	fносо = 64 MHz, fiн = 32 MHz <sup>Note 3</sup>	Normal operation	VDD = 5.0 V		6.0	11.2	mA
						VDD = 3.0 V		6.0	11.2	
				fHOCO = 32 MHz,NormalfIH = 32 MHz Note 3operation	Normal	VDD = 5.0 V		5.5	10.6	
					operation	VDD = 3.0 V		5.5	10.6	1
				fносо = 48 MHz, fiн = 24 MHz <sup>Note 3</sup>	Normal	VDD = 5.0 V		4.7	8.6	1
					operation	VDD = 3.0 V		4.7	8.6	1
				fносо = 24 MHz,	Normal	VDD = 5.0 V		4.4	8.2	1
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.4	8.2	1
				fносо = 16 MHz, fiн = 16 MHz <sup>Note 3</sup>	Normal operation	VDD = 5.0 V		3.3	5.9	1
						VDD = 3.0 V		3.3	5.9	1
			HS (high-speed main) mode Note 5	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input		3.7	6.8	MA
						Resonator connection		3.9	7.0	
				f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input		3.7	6.8	
						Resonator connection		3.9	7.0	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input		2.3	4.1	
						Resonator connection		2.3	4.2	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input		2.3	4.1	
						Resonator connection		2.3	4.2	
			Subsystem clock operation	fsub = 32.768 kHz <sup>Note 4</sup> T <sub>A</sub> = -40°C	Normal	Square wave input		5.2	7.7	μ
					operation	Resonator connection		5.2	7.7	
		l		fsuв = 32.768 kHz <sup>Note 4</sup>	Normal	Square wave input		5.3	7.7	
				TA = +25°C	operation	Resonator connection		5.3	7.7	
				fsub = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.6	
				T <sub>A</sub> = +50°C	operation	Resonator connection		5.5	10.6	_
				fsub = 32.768 kHz Note 4	Normal	Square wave input		5.9	13.2	
				$T_A = +70^{\circ}C$	operation	Resonator connection		6.0	13.2	
				four = 32 769 kH- Note 4	Normal	Square wave input		6.8	17.5	-
				fsub = 32.768 kHz <sup>Note 4</sup> Ta = +85°C	operation	Resonator connection		6.9	17.5	ł
				fsub = 32.768 kHz Note 4	Normal			15.5	-	-
				$T_A = +105^{\circ}C$	operation	Square wave input			77.8	4
						Resonator connection		15.5	77.8	1

(Notes and Remarks are listed on the next page.)



<R>

	1	°C, 2.4 V ≤ I	$EVDD0 = EVDD1 \leq V$	-	550 = EV551 = 0V		1	T	(2/2
Parameter	Symbol		i	Conditions	-	MIN.	TYP.	MAX.	Unit
Supply cur- rent Note 1	IDD2 Note 2	HALT mode	HS (high-speed main)	fносо = 64 MHz, fн = 32 MHz <sup>Note 4</sup>	VDD = 5.0 V		0.93	5.16	mA
rent Note 1	NOLE 2		mode Note 7	-	VDD = 3.0 V		0.93	5.16	
				fHOCO = 32 MHz,	VDD = 5.0 V		0.5	4.47	_
				fiH = 32 MHz Note 4	VDD = 3.0 V		0.5	4.47	
				fносо = 48 MHz,	VDD = 5.0 V		0.72	4.08	
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.72	4.08	
				fносо = 24 MHz,	VDD = 5.0 V		0.42	3.51	
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.42	3.51	
				fносо = 16 MHz,	VDD = 5.0 V		0.39	2.38	
				fiH = 16 MHz Note 4	VDD = 3.0 V		0.39	2.38	
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	2.83	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.41	2.92	
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	2.83	
				VDD = 3.0 V	Resonator connection		0.41	2.92	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.21	1.46	
				VDD = 5.0 V	Resonator connection		0.26	1.57	
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.21	1.46	
				VDD = 3.0 V	Resonator connection		0.26	1.57	
			Subsystem clock oper-	fsue = 32.768 kHz Note 5,	Square wave input		0.31	0.76	μA
			ation	TA = -40°C	Resonator connection		0.50	0.95	
				fsue = 32.768 kHz Note 5,	Square wave input		0.38	0.76	
				TA = +25°C	Resonator connection		0.57	0.95	
				fsue = 32.768 kHz Note 5,	Square wave input		0.47	3.59	
				TA = +50°C	Resonator connection		0.70	3.78	
				fsue = 32.768 kHz Note 5,	Square wave input		0.80	6.20	
				TA = +70°C	Resonator connection		1.00	6.39	
				fsue = 32.768 kHz Note 5,	Square wave input		1.65	10.56	
				TA = +85°C	Resonator connection		1.84	10.75	
				fsue = 32.768 kHz Note 5,	Square wave input		8.00	65.7	
				TA = +105°C	Resonator connection		8.00	65.7	
	IDD3	STOP mode	TA = -40°C				0.19	0.63	μA
	Note 6	Note 8	TA = +25°C				0.30	0.63	
			$T_A = +50^{\circ}C$				0.41	3.47	1
			T <sub>A</sub> = +70°C				0.80	6.08	1
			TA = +85°C				1.53	10.44	1
			T <sub>A</sub> = +105°C				6.50	67.14	1

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
   Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.<br/>HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @1 MHz to 32 MHz
  - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



# Interrupt Request Input Timing INTPO to INTP11 Key Interrupt Input Timing KR0 to KR7 RESET Input Timing

RESET



# (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

1	$x = -40$ to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0	0 V)
	$(-40 10 + 103 C, 2.4 V \le LVDD0 - LVDD1 \le VDD \le 3.3 V, V33 - LV330 - LV331 - 0$	J V J

Parameter	Symbol	Conditions		HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time Note 1	tксү2	$\begin{array}{l} 4.0 \ V \leq E \ V_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	24 MHz < fмск	<b>28/f</b> мск		ns
			$20 \text{ MHz} < f_{\text{MCK}} \leq 24 \text{ MHz}$	24/fмск		ns
			$8 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	20/fмск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	16/fмск		ns
			fмск ≤ 4 MHz	12/fмск		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V},$	24 MHz < fмск	40/fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	$20 \text{ MHz} < f_{\text{MCK}} \leq 24 \text{ MHz}$	32/fмск		ns
			$16 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	28/fмск		ns
			8 MHz < fmck $\leq$ 16 MHz	24/fмск		ns
			$4 \text{ MHz} < \text{fmck} \le 8 \text{ MHz}$	16/fмск		ns
			fмск ≤ 4 MHz	12/fмск		ns
		$2.4 V \le EV_{DD0} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V$	24 MHz < fмск	96/fмск		ns
			$20 \text{ MHz} < \text{fmck} \le 24 \text{ MHz}$	72/fмск		ns
			$16 \text{ MHz} < \text{fmck} \le 20 \text{ MHz}$	64/fмск		ns
			8 MHz < fmck $\leq$ 16 MHz	<b>52/f</b> мск		ns
			$4 \text{ MHz} < \text{fmck} \le 8 \text{ MHz}$	32/fмск		ns
			fмск ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level	tкн2, tк∟2	$4.0~V \leq EV_{DD0} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V$		tĸcy2/2 - 24		ns
width		$2.7 \text{ V} \leq EV_{DD0} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$		tkcy2/2 - 36		ns
		$2.4~V \leq EV_{DD0} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V$		tксү2/2 - 100		ns
SIp setup time	tsik2	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},  2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ V}$		1/fмск + 40		ns
(to SCKp↑) Note 2		$2.7 \; V \leq EV_{DD0} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V$		1/fмск + 40		ns
		$2.4~\text{V} \leq \text{EV}_{\text{DD0}} < 3.3~\text{V},~1.6~\text{V} \leq \text{V}_{b} \leq 2.0~\text{V}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) <sup>Note 3</sup>	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output <sup>Note 4</sup>	tkso2				2/fмск + 240	ns
					2/fмск + 428	ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \ 1. \\ C_b = 30 \ pF, \ R_V = 5.5 \ k\Omega \end{array}$	$6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V},$		2/fмск + 1146	ns

(Notes, Caution, and Remarks are listed on the next page.)



R5F104GAANA, R5F104GCANA, R5F104GDANA, R5F104GEANA, R5F104GFANA, R5F104GGANA, R5F104GHANA, R5F104GJANA


R5F104GADNA, R5F104GCDNA, R5F104GDDNA, R5F104GEDNA, R5F104GFDNA, R5F104GGDNA, R5F104GJDNA, R5F104GJDNA

R5F104GAGNA, R5F104GCGNA, R5F104GDGNA, R5F104GEGNA, R5F104GFGNA, R5F104GGGNA,

R5F104GHGNA, R5F104GJGNA

R5F104GKANA, R5F104GLANA

R5F104GKGNA, R5F104GLGNA



©2012 Renesas Electronics Corporation. All rights reserved.

