

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 34 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 10x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LFQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104gcdfb-v0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

O ROM, RAM capacities

| Flash ROM | Flash ROM Data flash | | RL78/G14 | | | | | |
|------------|----------------------|-------------|----------|----------|----------|----------|--|--|
| Tiasii NOW | Data ilasii | RAM | 30 pins | 32 pins | 36 pins | 40 pins | | |
| 192 KB | 8 KB | 20 KB | _ | _ | _ | R5F104EH | | |
| 128 KB | 8 KB | 16 KB | R5F104AG | R5F104BG | R5F104CG | R5F104EG | | |
| 96 KB | 8 KB | 12 KB | R5F104AF | R5F104BF | R5F104CF | R5F104EF | | |
| 64 KB | 4 KB | 5.5 KB Note | R5F104AE | R5F104BE | R5F104CE | R5F104EE | | |
| 48 KB | 4 KB | 5.5 KB Note | R5F104AD | R5F104BD | R5F104CD | R5F104ED | | |
| 32 KB | 4 KB | 4 KB | R5F104AC | R5F104BC | R5F104CC | R5F104EC | | |
| 16 KB | 4 KB | 2.5 KB | R5F104AA | R5F104BA | R5F104CA | R5F104EA | | |

| Flash ROM | Data flash | RAM | RL78/G14 | | | | | |
|-----------|-------------|-------------|----------|----------|----------|----------|--|--|
| TiasiTNOW | Data ilasii | IVAIVI | 44 pins | 48 pins | 52 pins | 64 pins | | |
| 512 KB | 8 KB | 48 KB Note | _ | R5F104GL | _ | R5F104LL | | |
| 384 KB | 8 KB | 32 KB | _ | R5F104GK | _ | R5F104LK | | |
| 256 KB | 8 KB | 24 KB Note | R5F104FJ | R5F104GJ | R5F104JJ | R5F104LJ | | |
| 192 KB | 8 KB | 20 KB | R5F104FH | R5F104GH | R5F104JH | R5F104LH | | |
| 128 KB | 8 KB | 16 KB | R5F104FG | R5F104GG | R5F104JG | R5F104LG | | |
| 96 KB | 8 KB | 12 KB | R5F104FF | R5F104GF | R5F104JF | R5F104LF | | |
| 64 KB | 4 KB | 5.5 KB Note | R5F104FE | R5F104GE | R5F104JE | R5F104LE | | |
| 48 KB | 4 KB | 5.5 KB Note | R5F104FD | R5F104GD | R5F104JD | R5F104LD | | |
| 32 KB | 4 KB | 4 KB | R5F104FC | R5F104GC | R5F104JC | R5F104LC | | |
| 16 KB | 4 KB | 2.5 KB | R5F104FA | R5F104GA | _ | _ | | |

| Flash ROM | Flash ROM Data flash | RAM | RL78 | 8/G14 |
|-------------|----------------------|------------|----------|----------|
| T IdSIT KOW | Data ilasii | KAW | 80 pins | 100 pins |
| 512 KB | 8 KB | 48 KB Note | R5F104ML | R5F104PL |
| 384 KB | 8 KB | 32 KB | R5F104MK | R5F104PK |
| 256 KB | 8 KB | 24 KB Note | R5F104MJ | R5F104PJ |
| 192 KB | 8 KB | 20 KB | R5F104MH | R5F104PH |
| 128 KB | 8 KB | 16 KB | R5F104MG | R5F104PG |
| 96 KB | 8 KB | 12 KB | R5F104MF | R5F104PF |

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H

R5F104xE (x = A to C, E to G, J, L): Start address FE900H

R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(1/5)


| | | | (1/3) |
|--------------|--|----------------------------------|--|
| Pin count | Package | Fields of Application Note | Ordering Part Number |
| 30 pins | 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch) | А | R5F104AAASP#V0, R5F104ACASP#V0, R5F104ADASP#V0, R5F104AEASP#V0, R5F104AFASP#V0, R5F104AGASP#V0 |
| | | | R5F104AAASP#X0, R5F104ACASP#X0, R5F104ADASP#X0, R5F104AEASP#X0, R5F104AFASP#X0, R5F104AGASP#X0 |
| | | D | R5F104AADSP#V0, R5F104ACDSP#V0, R5F104ADDSP#V0, R5F104AEDSP#V0, R5F104AFDSP#V0, R5F104AGDSP#V0 |
| | | | R5F104AADSP#X0, R5F104ACDSP#X0, R5F104ADDSP#X0, R5F104AEDSP#X0, R5F104AFDSP#X0, R5F104AGDSP#X0 |
| | | G | R5F104AAGSP#V0, R5F104ACGSP#V0, R5F104ADGSP#V0, R5F104AEGSP#V0, R5F104AFGSP#V0, R5F104AGGSP#V0 |
| | | | R5F104AAGSP#X0, R5F104ACGSP#X0, R5F104ADGSP#X0, R5F104AEGSP#X0, R5F104AFGSP#X0, R5F104AGGSP#X0 |
| 32 pins | 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch) | А | R5F104BAANA#U0, R5F104BCANA#U0, R5F104BDANA#U0, R5F104BEANA#U0, R5F104BFANA#U0, R5F104BGANA#U0 |
| | | | R5F104BAANA#W0, R5F104BCANA#W0, R5F104BDANA#W0, R5F104BEANA#W0, R5F104BFANA#W0, R5F104BGANA#W0 |
| | | D | R5F104BADNA#U0, R5F104BCDNA#U0, R5F104BDDNA#U0, R5F104BEDNA#U0, R5F104BFDNA#U0, R5F104BGDNA#U0 |
| | | | R5F104BADNA#W0, R5F104BCDNA#W0, R5F104BDDNA#W0, R5F104BEDNA#W0, R5F104BFDNA#W0, R5F104BGDNA#W0 |
| | | G | R5F104BAGNA#U0, R5F104BCGNA#U0, R5F104BDGNA#U0, R5F104BEGNA#U0, R5F104BFGNA#U0, R5F104BGGNA#U0 |
| | | | R5F104BAGNA#W0, R5F104BCGNA#W0, R5F104BDGNA#W0, R5F104BEGNA#W0, R5F104BFGNA#W0, R5F104BGGNA#W0 |
| | 32-pin plastic LQFP (7 × 7, 0.8 mm pitch) | А | R5F104BAAFP#V0, R5F104BCAFP#V0, R5F104BDAFP#V0, R5F104BEAFP#V0, R5F104BFAFP#V0, R5F104BGAFP#V0 |
| | | | R5F104BAAFP#X0, R5F104BCAFP#X0, R5F104BDAFP#X0, R5F104BEAFP#X0, R5F104BFAFP#X0, R5F104BGAFP#X0 |
| | | D | R5F104BADFP#V0, R5F104BCDFP#V0, R5F104BDDFP#V0, R5F104BEDFP#V0, R5F104BFDFP#V0, R5F104BGDFP#V0 |
| | | | R5F104BADFP#X0, R5F104BCDFP#X0, R5F104BDDFP#X0, R5F104BEDFP#X0, R5F104BFDFP#X0, R5F104BGDFP#X0 |
| | | G | R5F104BAGFP#V0, R5F104BCGFP#V0, R5F104BDGFP#V0, R5F104BEGFP#V0, R5F104BFGFP#V0, R5F104BGGFP#V0 |
| | | | R5F104BAGFP#X0, R5F104BCGFP#X0, R5F104BDGFP#X0, R5F104BEGFP#X0, R5F104BFGFP#X0, R5F104BGGFP#X0 |
| 36 pins | 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch) | А | R5F104CAALA#U0, R5F104CCALA#U0, R5F104CDALA#U0, R5F104CEALA#U0, R5F104CFALA#U0, R5F104CGALA#U0 |
| | | | R5F104CAALA#W0, R5F104CCALA#W0, R5F104CDALA#W0, R5F104CEALA#W0, R5F104CFALA#W0, R5F104CGALA#W0 |
| | | G | R5F104CAGLA#U0, R5F104CCGLA#U0, R5F104CDGLA#U0, R5F104CEGLA#U0, R5F104CFGLA#U0, R5F104CGGLA#U0 |
| | | | R5F104CAGLA#W0, R5F104CCGLA#W0, R5F104CDGLA#W0, R5F104CEGLA#W0, R5F104CFGLA#W0, R5F104CGGLA#W0 |

Note For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.2 32-pin products

• 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)




Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).
- Remark 3. It is recommended to connect an exposed die pad to Vss.

1.3.5 44-pin products

• 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

(2/2)

| | | 30-pin | 32-pin | 36-pin | 40-pin | | | | |
|-------------------------------|----------------------|--|---|--|-----------------------------|--|--|--|--|
| I | tem | R5F104Ax (x = A, C to E) | R5F104Bx (x = A, C to E) | R5F104Cx (x = A, C to E) | R5F104Ex (x = A, C to E) | | | | |
| Clock output/buzzer output | | 2 | 2 | 2 | 2 | | | | |
| | | (Main system clock: fma [40-pin products] • 2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fma • 256 Hz, 512 Hz, 1.024 | 6 kHz, 1.25 MHz, 2.5 MHz IN = 20 MHz operation) 6 kHz, 1.25 MHz, 2.5 MHz | z, 5 MHz, 10 MHz | 32.768 kHz | | | | |
| 8/10-bit resolution A | /D converter | 8 channels | 8 channels | 8 channels | 9 channels | | | | |
| Serial interface | | CSI: 1 channel/UART: 1 CSI: 1 channel/UART: 1 [36-pin, 40-pin products] CSI: 1 channel/UART: 1 CSI: 1 channel/UART: 1 | UART supporting LIN-bus; l channel/simplified l ² C: 1 l channel/simplified l ² C: 1 UART supporting LIN-bus; l channel/simplified l ² C: 1 1 channel/simplified l ² C: 2 | channel channel 1: 1 channel/simplified I ² C: channel | | | | | |
| | I ² C bus | 1 channel | 1 channel | 1 channel | 1 channel | | | | |
| Data transfer contro | ller (DTC) | 28 sources | | l | 29 sources | | | | |
| Event link controller | (ELC) | Event input: 19 Event trigger output: 7 | | | | | | | |
| Vectored interrupt | Internal | 24 | 24 | 24 | 24 | | | | |
| sources | External | 6 | 6 | 6 | 7 | | | | |
| Key interrupt | • | _ | _ | _ | 4 | | | | |
| Reset Power-on-reset circuit | | Internal reset by power Internal reset by voltage Internal reset by illegal Internal reset by RAM p | Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C) 1.51 ±0.06 V (TA = -40 to +105°C) Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 1.50 ±0.06 V (TA = -40 to +105°C) | | | | | | |
| | | 1.4 • Power-down-reset: 1.4 | | | | | | | |
| Voltage detector | | 1.63 V to 4.06 V (14 stag | 1.63 V to 4.06 V (14 stages) | | | | | | |
| On-chip debug func | tion | Provided | | | | | | | |
| Power supply voltag | je | , | V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C) | | | | | | |
| Operating ambient t | emperature | TA = -40 to +85°C (A: Consumer applications, D: Industrial applications), TA = -40 to +105°C (G: Industrial applications) | | | | | | | |

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

(2/2)

| | | | (212) | | | |
|------------------------|----------------------|--|--|--|--|--|
| | | 80-pin | 100-pin | | | |
| lt. | tem | R5F104Mx | R5F104Px | | | |
| | | (x = F to H, J) | (x = F to H, J) | | | |
| Clock output/buzz | zer output | 2 | 2 | | | |
| | | 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.3 (Main system clock: fmain = 20 MHz operations 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.09 (Subsystem clock: fsub = 32.768 kHz operations) | on) 96 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz | | | |
| 8/10-bit resolution | A/D converter | 17 channels | 20 channels | | | |
| D/A converter | | 2 channels | 2 channels | | | |
| Comparator | | 2 channels | 2 channels | | | |
| Serial interface | | [80-pin, 100-pin products] • CSI: 2 channels/UART (UART supporting LI • CSI: 2 channels/UART: 1 channel/simplified • CSI: 2 channels/UART: 1 channel/simplified • CSI: 2 channels/UART: 1 channel/simplified | l ² C: 2 channels l ² C: 2 channels | | | |
| | I ² C bus | 2 channels | 2 channels | | | |
| Data transfer con | troller (DTC) | 39 sources | 39 sources | | | |
| Event link controll | er (ELC) | Event input: 26 Event trigger output: 9 | | | | |
| Vectored inter- | Internal | 32 | 32 | | | |
| rupt sources | External | 13 | 13 | | | |
| Key interrupt | 1 | 8 | 8 | | | |
| Reset | | Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access | | | | |
| Power-on-reset circuit | | Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C) 1.51 ±0.06 V (TA = -40 to +105°C) Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 1.50 ±0.06 V (TA = -40 to +105°C) | | | | |
| Voltage detector | | 1.63 V to 4.06 V (14 stages) | | | | |
| On-chip debug fu | nction | Provided | | | | |
| Power supply volt | age | V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C) | , | | | |
| Operating ambier | nt temperature | T _A = -40 to +85°C (A: Consumer applications, D: Industrial applications), T _A = -40 to +105°C (G: Industrial applications) | | | | |

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

| | | 80-pin | 100-pin | | | | |
|-----------------------|---|--|--|--|--|--|--|
| | Item | R5F104Mx | R5F104Px | | | | |
| | | (x = K, L) | (x = K, L) | | | | |
| Code flash m | emory (KB) | 384 to 512 | 384 to 512 | | | | |
| Data flash me | emory (KB) | 8 | 8 | | | | |
| RAM (KB) | | 32 to 48 Note | 32 to 48 ^{Note} | | | | |
| Address space | ce | 1 MB | I | | | | |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V) | | | | | |
| | High-speed on-chip oscillator clock (fін) | HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V) | | | | | |
| Subsystem cl | lock | XT1 (crystal) oscillation, external subsystem of | clock input (EXCLKS) 32.768 kHz | | | | |
| Low-speed or | n-chip oscillator clock | 15 kHz (TYP.): VDD = 1.6 to 5.5 V | | | | | |
| General-purp | ose register | 8 bits × 32 registers (8 bits × 8 registers × 4 banks) | | | | | |
| Minimum inst | ruction execution time | 0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation) | | | | | |
| | | 0.05 μs (High-speed system clock: fмx = 20 MHz operation) | | | | | |
| | | 30.5 μs (Subsystem clock: fsub = 32.768 kHz operation) | | | | | |
| Instruction se | et. | Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bit Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. | | | | | |
| I/O port | Total | 74 | 92 | | | | |
| | CMOS I/O | 64 | 82 | | | | |
| | CMOS input | 5 | 5 | | | | |
| | CMOS output | 1 | 1 | | | | |
| | N-ch open-drain I/O (6 V tolerance) | 4 | 4 | | | | |
| Timer | 16-bit timer | 12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer | r RD: 2 channels, Timer RG: 1 channel) | | | | |
| | Watchdog timer | 1 channel | | | | | |
| Real-time clock (RTC) | | 1 channel | | | | | |
| | 12-bit interval timer | 1 channel | | | | | |
| | Timer output | Timer outputs: 18 channels PWM outputs: 12 channels | | | | | |
| | RTC output | 1 • 1 Hz (subsystem clock: fsub = 32.768 kHz) | | | | | |

Note

In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

2.2 Oscillator Characteristics

2.2.1 X1, XT1 characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Resonator | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
|--|--------------------|--|------|--------|------|------|
| X1 clock oscillation frequency (fx) Note | Ceramic resonator/ | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 1.0 | | 20.0 | MHz |
| | crystal resonator | 2.4 V ≤ V _{DD} < 2.7 V | 1.0 | | 16.0 | |
| | | 1.8 V ≤ V _{DD} < 2.4 V | 1.0 | | 8.0 | |
| | | 1.6 V ≤ V _{DD} < 1.8 V | 1.0 | | 4.0 | |
| XT1 clock oscillation frequency (fxT) Note | Crystal resonator | | 32 | 32.768 | 35 | kHz |

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time.

Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

2.2.2 On-chip oscillator characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Oscillators | Parameters | C | conditions | MIN. | TYP. | MAX. | Unit |
|---|------------|--------------|---------------------------------|------|------|------|------|
| High-speed on-chip oscillator clock frequency Notes 1, 2 | fı⊢ | | 1 | | 32 | MHz | |
| High-speed on-chip oscillator clock frequency | | -20 to +85°C | -1.0 | | +1.0 | % | |
| accuracy | | | 1.6 V ≤ V _{DD} < 1.8 V | -5.0 | | +5.0 | % |
| | | -40 to -20°C | 1.8 V ≤ VDD < 5.5 V | -1.5 | | +1.5 | % |
| | | | 1.6 V ≤ V _{DD} < 1.8 V | -5.5 | | +5.5 | % |
| Low-speed on-chip oscillator clock frequency | fı∟ | | | | 15 | | kHz |
| Low-speed on-chip oscillator clock frequency accuracy | | | | -15 | | +15 | % |

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

(4) Peripheral Functions (Common to all products)


(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter | Symbol | Condit | ions | MIN. | TYP. | MAX. | Unit |
|---|----------------------------------|----------------------------------|---|------|------|-------|------|
| Low-speed on-chip oscilla- tor operating current | I _{FIL} Note 1 | | | | 0.20 | | μА |
| RTC operating current | IRTC Notes 1, 2, 3 | | | | 0.02 | | μΑ |
| 12-bit interval timer operat- ing current | IT Notes 1, 2, 4 | | | 0.02 | | μА | |
| Watchdog timer operating current | I _{WDT} Notes 1, 2, 5 | fı∟ = 15 kHz | | | 0.22 | | μА |
| A/D converter operating current | I _{ADC} Notes 1, 6 | When conversion at maximum speed | Normal mode, AV _{REFP} = V _{DD} = 5.0 V | | 1.3 | 1.7 | mA |
| | | | Low voltage mode, AVREFP = VDD = 3.0 V | | 0.5 | 0.7 | mA |
| A/D converter reference voltage current | IADREF Note 1 | | | | 75.0 | | μА |
| Temperature sensor operating current | ITMPS Note 1 | | | | 75.0 | | μА |
| D/A converter operating current | IDAC Notes 1, 11, 13 | Per D/A converter channel | | | 1.5 | mA | |
| Comparator operating cur- | I _{CMP} Notes 1, 12, 13 | V _{DD} = 5.0 V, | Window mode | | 12.5 | | μΑ |
| rent | | Regulator output voltage = 2.1 V | Comparator high-speed mode | | 6.5 | | μΑ |
| | | | Comparator low-speed mode | | 1.7 | | μΑ |
| | | V _{DD} = 5.0 V, | Window mode | | 8.0 | | μΑ |
| | | Regulator output voltage = 1.8 V | Comparator high-speed mode | | 4.0 | | μΑ |
| | | | Comparator low-speed mode | | 1.3 | | μΑ |
| LVD operating current | I _{LVD} Notes 1, 7 | | | | 0.08 | | μΑ |
| Self-programming operating current | IFSP Notes 1, 9 | | | | 2.50 | 12.20 | mA |
| BGO operating current | I _{BGO} Notes 1, 8 | | | | 2.50 | 12.20 | mA |
| SNOOZE operating current | I _{SNOZ} Note 1 | ADC operation | The mode is performed Note 10 | | 0.50 | 0.60 | mA |
| | | | The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V | | 1.20 | 1.44 | |
| | | CSI/UART operation | | | 0.70 | 0.84 | |
| | | DTC operation | | | 3.10 | | |

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter | Symbol | Conditions | | | n-speed main) Mode | · ` | -speed main) Mode | · · | roltage main) Node | Unit | | | | | | | |
|---------------|--------|------------|---|------|-----------------------|------|----------------------|------|-----------------------|---|--------|-----|--|-----|--|-----|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | | | | | | | |
| Transfer rate | | 2. | 4 V ≤ EVDD0 ≤ 5.5 V | | fmck/6 Note 2 | | fмск/6 | | fмск/6 | bps | | | | | | | |
| Note 1 | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | | 5.3 | | 1.3 | | 0.6 | Mbps | | | | | | | |
| | | 1. | 8 V ≤ EVDD0 ≤ 5.5 V | | fmck/6 Note 2 | | fмск/6 | | fмск/6 | bps | | | | | | | |
| | | 1.7 | | | | | | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | | 5.3 | | 1.3 | | 0.6 | Mbps |
| | | | 7 V ≤ EVDD0 ≤ 5.5 V | | fMCK/6 Note 2 | | fmck/6 Note 2 | | fмск/6 | bps | | | | | | | |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | | 5.3 | | 1.3 | | 0.6 | Mbps | | | | | | | |
| | | | 1. | 1.6 | 6 V ≤ EVDD0 ≤ 5.5 V | | _ | | fmck/6 Note 2 | | fмск/6 | bps | | | | | |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | | _ | | 1.3 | | 0.6 | Mbps | | | | | | | |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4~V \leq EV_{DD0} < 2.7~V;~MAX.~2.6~Mbps$

1.8 V ≤ EVDD0 < 2.4 V: MAX. 1.3 Mbps

 $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V}$: MAX. 0.6 Mbps

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: $32 \text{ MHz} (2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V})$

16 MHz (2.4 V \leq VDD \leq 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

2.6.6 LVD circuit characteristics

(1) Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

| Parameter | | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------|----------------------|--------|--------------|------|------|------|------|
| Voltage | Supply voltage level | VLVD0 | Rising edge | 3.98 | 4.06 | 4.14 | V |
| detection | | | Falling edge | 3.90 | 3.98 | 4.06 | V |
| threshold | | VLVD1 | Rising edge | 3.68 | 3.75 | 3.82 | V |
| | | | Falling edge | 3.60 | 3.67 | 3.74 | V |
| | | VLVD2 | Rising edge | 3.07 | 3.13 | 3.19 | V |
| | | | Falling edge | 3.00 | 3.06 | 3.12 | V |
| | | VLVD3 | Rising edge | 2.96 | 3.02 | 3.08 | V |
| | | | Falling edge | 2.90 | 2.96 | 3.02 | V |
| | | VLVD4 | Rising edge | 2.86 | 2.92 | 2.97 | V |
| | | | Falling edge | 2.80 | 2.86 | 2.91 | V |
| | | VLVD5 | Rising edge | 2.76 | 2.81 | 2.87 | V |
| | | | Falling edge | 2.70 | 2.75 | 2.81 | V |
| | | VLVD6 | Rising edge | 2.66 | 2.71 | 2.76 | V |
| | | | Falling edge | 2.60 | 2.65 | 2.70 | V |
| | | VLVD7 | Rising edge | 2.56 | 2.61 | 2.66 | V |
| | | | Falling edge | 2.50 | 2.55 | 2.60 | V |
| | | VLVD8 | Rising edge | 2.45 | 2.50 | 2.55 | V |
| | | | Falling edge | 2.40 | 2.45 | 2.50 | V |
| | | VLVD9 | Rising edge | 2.05 | 2.09 | 2.13 | V |
| | | | Falling edge | 2.00 | 2.04 | 2.08 | V |
| | | VLVD10 | Rising edge | 1.94 | 1.98 | 2.02 | V |
| | | | Falling edge | 1.90 | 1.94 | 1.98 | V |
| | | VLVD11 | Rising edge | 1.84 | 1.88 | 1.91 | V |
| | | | Falling edge | 1.80 | 1.84 | 1.87 | V |
| | | VLVD12 | Rising edge | 1.74 | 1.77 | 1.81 | V |
| | | | Falling edge | 1.70 | 1.73 | 1.77 | V |
| | | VLVD13 | Rising edge | 1.64 | 1.67 | 1.70 | V |
| | | | Falling edge | 1.60 | 1.63 | 1.66 | V |
| Minimum puls | se width | tLW | | 300 | | | μs |
| Detection del | ay time | | | | | 300 | μs |

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications T_A = -40 to +105°C

R5F104xxGxx

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.
- Caution 4. Please contact Renesas Electronics sales office for derating of operation under TA = +85 to +105°C.

 Derating is the systematic reduction of load for the sake of improved reliability.
- Remark When RL78/G14 is used in the range of T_A = -40 to +85°C, see **2. ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)**.

3.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)

| Parameter | Symbol | | | Conditions | | | MIN. | TYP. | MAX. | Unit | |
|-----------|--------|-------------|----------------------------------|---|-------------------------|-------------------------|----------------------|------|------|------|--|
| Supply | IDD1 | Operat- | HS (high-speed main) | fHOCO = 64 MHz, | Basic | V _{DD} = 5.0 V | | 2.4 | | mA | |
| current | | ing mode | mode Note 5 | fiH = 32 MHz Note 3 | operation | V _{DD} = 3.0 V | | 2.4 | | | |
| Note 1 | | | | la annu Natao I | V _{DD} = 5.0 V | | 2.1 | | | | |
| | | | | | operation | V _{DD} = 3.0 V | | 2.1 | | | |
| | | | HS (high-speed main) mode Note 5 | fHOCO = 64 MHz, | Normal | V _{DD} = 5.0 V | | 5.1 | 9.3 | mA | |
| | | | | $f_{IH} = 32 \text{ MHz}$ Note 3 operation $V_{DD} =$ | V _{DD} = 3.0 V | | 5.1 | 9.3 | | | |
| | | | | fHOCO = 32 MHz, | Normal | V _{DD} = 5.0 V | | 4.8 | 8.7 | | |
| | | | | f _{IH} = 32 MHz Note 3 operation | operation | V _{DD} = 3.0 V | | 4.8 | 8.7 | | |
| | | | | fносо = 48 MHz, | Normal | V _{DD} = 5.0 V | | 4.0 | 7.3 | | |
| | | | | fiH = 24 MHz Note 3 | operation | V _{DD} = 3.0 V | | 4.0 | 7.3 | | |
| | | | | fHOCO = 24 MHz, | Normal | V _{DD} = 5.0 V | | 3.8 | 6.7 | 1 | |
| | | | | fiH = 24 MHz Note 3 | operation | V _{DD} = 3.0 V | | 3.8 | 6.7 | | |
| | | | | fHOCO = 16 MHz, | Normal | V _{DD} = 5.0 V | | 2.8 | 4.9 | | |
| | | | | f _{IH} = 16 MHz Note 3 operation | V _{DD} = 3.0 V | | 2.8 | 4.9 | | | |
| | | | HS (high-speed main) | f _{MX} = 20 MHz Note 2, | Normal | ormal Square wave input | | 3.3 | 5.7 | mA | |
| | | mode Note 5 | V _{DD} = 5.0 V | operation Resonator connection | | 3.4 | 5.8 | | | | |
| | | | Subsystem clock | f _{MX} = 20 MHz Note 2, | anaration | Square wave input | | 3.3 | 5.7 | | |
| | | | | V _{DD} = 3.0 V | | Resonator connection | | 3.4 | 5.8 | | |
| | | | | V _{DD} = 5.0 V operation | Normal | Square wave input | | 2.0 | 3.4 | | |
| | | | | | Resonator connection | | 2.1 | 3.5 | | | |
| | | | | | operation | Square wave input | | 2.0 | 3.4 | μА | |
| | | | | V _{DD} = 3.0 V | | Resonator connection | | 2.1 | 3.5 | | |
| | | | | fsuB = 32.768 kHz Note 4 | Normal | Square wave input | | 4.7 | 6.1 | | |
| | | opera | operation | operation | T _A = -40°C | operation | Resonator connection | | 4.7 | 6.1 | |
| | | | | T .0500 energtion | | Square wave input | | 4.7 | 6.1 | | |
| | | | fsub = 32.768 kH TA = +50°C | | Resonator connection | | 4.7 | 6.1 | | | |
| | | | | f _{SUB} = 32.768 kHz Note 4 T _A = +50°C Normal operation | Normal S | Square wave input | | 4.8 | 6.7 | | |
| | | | | | Resonator connection | | 4.8 | 6.7 | | | |
| | | | | fsuB = 32.768 kHz Note 4 TA = +70°C | Normal operation | Square wave input | | 4.8 | 7.5 | | |
| | | | | | | Resonator connection | | 4.8 | 7.5 | | |
| | | | | fsuB = 32.768 kHz Note 4 | Normal | Square wave input | | 5.4 | 8.9 | | |
| | | | | T _A = +85°C | operation | Resonator connection | | 5.4 | 8.9 | | |
| | | | | fsuB = 32.768 kHz Note 4 | Normal | Square wave input | | 7.2 | 21.0 | | |
| | | | | T _A = +105°C | operation | Resonator connection | | 7.3 | 21.1 | | |

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is Ta = 25°C

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fil: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

(2/3)

| Parameter | Symbol | Conditions | HS (high-spee | Unit | |
|--|--------|---|---------------|------|----|
| | | | MIN. | MAX. | |
| SIp setup time (to SCKp↑) Note | tsıĸ1 | $ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $ | 162 | | ns |
| | | $\begin{aligned} 2.7 & \ V \le EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \le V_b \le 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$ | 354 | | ns |
| | | $2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ k}\Omega$ | 958 | | ns |
| SIp hold time (from SCKp↑) Note | tksi1 | $ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 30 \text{ pF}, \text{Rb} = 1.4 \text{ k}\Omega $ | 38 | | ns |
| | | $2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$ | 38 | | ns |
| | | $2.4 \ V \le EV_{DD0} < 3.3 \ V,$ $1.6 \ V \le V_b \le 2.0 \ V,$ $C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega$ | 38 | | ns |
| Delay time from SCKp↓ to SOp output Note | tkso1 | $4.0 \text{ V} \le \text{EV}_{\text{DDO}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 1.4 \text{ k}\Omega$ | | 200 | ns |
| | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$ | | 390 | ns |
| | | $2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ k}\Omega$ | | 966 | ns |

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)


4.6 48-pin products

R5F104GAAFB, R5F104GCAFB, R5F104GDAFB, R5F104GEAFB, R5F104GFAFB, R5F104GAFB, R5F104GHAFB, R5F104GJAFB


R5F104GADFB, R5F104GCDFB, R5F104GDDFB, R5F104GEDFB, R5F104GFDFB, R5F104GDFB, R5F104GHDFB, R5F104GJDFB

R5F104GAGFB, R5F104GCGFB, R5F104GDGFB, R5F104GEGFB, R5F104GFGFB, R5F104GHGFB, R5F10

| JEITA Package Code RENESAS Code | | Previous Code | MASS (TYP.) [g] |
|---------------------------------|--------------|----------------|-----------------|
| P-LFQFP48-7x7-0.50 | PLQP0048KF-A | P48GA-50-8EU-1 | 0.16 |




R5F104GKAFB, R5F104GLAFB R5F104GKGFB, R5F104GLGFB




R5F104LCAFP, R5F104LDAFP, R5F104LEAFP, R5F104LFAFP, R5F104LGAFP, R5F104LHAFP, R5F104LJAFP R5F104LCDFP, R5F104LDDFP, R5F104LEDFP, R5F104LFDFP, R5F104LGGFP, R5F104LHDFP, R5F104LJGFP R5F104LCGFP, R5F104LDGFP, R5F104LEGFP, R5F104LFGFP, R5F104LGGFP, R5F104LHGFP, R5F104LJGFP

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] | |
|---------------------|--------------|----------------|-----------------|--|
| P-LQFP64-14x14-0.80 | PLQP0064GA-A | P64GC-80-GBW-1 | 0.7 | |



detail of lead end



(UNIT:mm)

| (01411.111111) |
|-------------------------|
| DIMENSIONS |
| 14.00±0.10 |
| 14.00±0.10 |
| 16.00±0.20 |
| 16.00±0.20 |
| 1.70 MAX. |
| 0.10 ± 0.10 |
| 1.40 |
| $0.37^{+0.08}_{-0.05}$ |
| $0.125^{+0.05}_{-0.02}$ |
| 0.50±0.20 |
| 0° to 8° |
| 0.80 |
| 0.20 |
| 0.10 |
| |

- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

| REVISION HISTORY | RL78/G14 Datasheet |
|------------------|--------------------|
|------------------|--------------------|

| Rev. | Date | Description | | | |
|------|--------------|--------------------------------------|---|--|--|
| | Date | Page | Summary | | |
| 3.20 | Jan 05, 2015 | p.135, 137, 139, 141, 143, 145 | Modification of specifications in 3.3.2 Supply current characteristics | | |
| | | p.197 | Modification of part number in 4.7 52-pin products | | |
| 3.30 | Aug 12, 2016 | p.143, 145 | Addition of maximum values in (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products of 3.3.2 Supply current characteristics | | |

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.