

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

XFI

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104gdafb-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(3/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
48 pins	48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)	A	R5F104GAAFB#V0, R5F104GCAFB#V0, R5F104GDAFB#V0, R5F104GEAFB#V0, R5F104GFAFB#V0, R5F104GGAFB#V0, R5F104GHAFB#V0, R5F104GJAFB#V0
			R5F104GAAFB#X0, R5F104GCAFB#X0, R5F104GDAFB#X0, R5F104GEAFB#X0, R5F104GFAFB#X0, R5F104GGAFB#X0, R5F104GHAFB#X0, R5F104GJAFB#X0
			R5F104GKAFB#30, R5F104GLAFB#30
			R5F104GKAFB#50, R5F104GLAFB#50
		D	R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GEDFB#V0, R5F104GFDFB#V0, R5F104GGDFB#V0, R5F104GHDFB#V0, R5F104GJDFB#V0
			R5F104GADFB#X0, R5F104GCDFB#X0, R5F104GDDFB#X0, R5F104GEDFB#X0, R5F104GFDFB#X0, R5F104GGDFB#X0, R5F104GHDFB#X0, R5F104GJDFB#X0
		G	R5F104GAGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GEGFB#V0, R5F104GFGFB#V0, R5F104GGGFB#V0, R5F104GHGFB#V0, R5F104GJGFB#V0
			R5F104GAGFB#X0, R5F104GCGFB#X0, R5F104GDGFB#X0, R5F104GEGFB#X0, R5F104GFGFB#X0, R5F104GGGFB#X0, R5F104GHGFB#X0, R5F104GJGFB#X0
			R5F104GKGFB#30, R5F104GLGFB#30
			R5F104GKGFB#50, R5F104GLGFB#50
	48-pin plastic HWQFN	A	R5F104GAANA#U0, R5F104GCANA#U0, R5F104GDANA#U0, R5F104GEANA#U0,
	$(7 \times 7 \text{ mm}, 0.5 \text{ mm pitch})$	R5F104GFANA#U0, R5F104GGANA#U0, R5F104GHANA#U0, R5F104GJANA#U0	
			R5F104GAANA#W0, R5F104GCANA#W0, R5F104GDANA#W0, R5F104GEANA#W0, R5F104GFANA#W0, R5F104GGANA#W0, R5F104GHANA#W0, R5F104GJANA#W0
			R5F104GKANA#U0, R5F104GLANA#U0
			R5F104GKANA#W0, R5F104GLANA#W0
		D	R5F104GADNA#U0, R5F104GCDNA#U0, R5F104GDDNA#U0, R5F104GEDNA#U0,
			R5F104GFDNA#U0, R5F104GGDNA#U0, R5F104GHDNA#U0, R5F104GJDNA#U0
			R5F104GADNA#W0, R5F104GCDNA#W0, R5F104GDDNA#W0, R5F104GEDNA#W0, R5F104GFDNA#W0, R5F104GGDNA#W0, R5F104GHDNA#W0, R5F104GJDNA#W0
		G	R5F104GAGNA#U0, R5F104GCGNA#U0, R5F104GDGNA#U0, R5F104GEGNA#U0,
			R5F104GFGNA#U0, R5F104GGGNA#U0, R5F104GHGNA#U0, R5F104GJGNA#U0
			R5F104GAGNA#W0, R5F104GCGNA#W0, R5F104GDGNA#W0, R5F104GEGNA#W0, R5F104GFGNA#W0, R5F104GGGNA#W0, R5F104GHGNA#W0, R5F104GH
			R5F104GKGNA#U0, R5F104GLGNA#U0
			R5F104GKGNA#W0, R5F104GLGNA#W0
52 pins	52-pin plastic LQFP	A	R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0,
	$(10 \times 10 \text{ mm}, 0.65 \text{ mm pitch})$		R5F104JGAFA#V0, R5F104JHAFA#V0, R5F104JJAFA#V0
			R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JEAFA#X0, R5F104JFAFA#X0,
		D	R5F104JGAFA#X0, R5F104JHAFA#X0, R5F104JJAFA#X0 R5F104JCDFA#V0, R5F104JDDFA#V0, R5F104JEDFA#V0, R5F104JFDFA#V0,
		D	R5F104JGDFA#V0, R5F104JHDFA#V0, R5F104JJDFA#V0, R5F104JGDFA#V0
			R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JEDFA#X0, R5F104JFDFA#X0,
			R5F104JGDFA#X0, R5F104JHDFA#X0, R5F104JJDFA#X0
		G	R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0,
			R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0
			R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0,
			R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0


Note

For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.8 64-pin products


- 64-pin plastic LQFP (14 × 14 mm, 0.8 mm pitch)
- + 64-pin plastic LQFP (12 \times 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



- Note 1. Mounted on the 96 KB or more code flash memory products.
- Note 2. Mounted on the 384 KB or more code flash memory products.
- Caution 1. Make EVsso pin the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.
- **Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

RENESAS

1.5.9 80-pin products





10	$\langle \mathbf{n} \rangle$
12	121
12	~ /

					(2/2				
		30-pin	32-pin	36-pin	40-pin				
Item		R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)				
Clock output/buzzer	output	2	2 2 2 2 2						
		 [30-pin, 32-pin, 36-pin products] 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) [40-pin products] 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation) 							
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels				
Serial interface		 [30-pin, 32-pin products] CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel [36-pin, 40-pin products] CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 2 channel 							
	I ² C bus	1 channel	1 channel	1 channel	1 channel				
Data transfer contro	ller (DTC)	28 sources	28 sources 29 sources						
Event link controller	(ELC)	Event input: 19 Event trigger output: 7							
Vectored interrupt	Internal	24	24	24	24				
sources	External	6	6	6	7				
Key interrupt				_	4				
Reset Power-on-reset circuit		 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution ^{Note} Internal reset by RAM parity error Internal reset by illegal-memory access 							
		 Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C) 1.51 ±0.06 V (TA = -40 to +105°C) Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C) 1.50 ±0.06 V (TA = -40 to +105°C) 							
Voltage detector		1.63 V to 4.06 V (14 stages)							
On-chip debug funct	lion	Provided							
Power supply voltag	e	V _{DD} = 1.6 to 5.5 V (T _A = V _{DD} = 2.4 to 5.5 V (T _A =	,						
Operating ambient t	emperature	T _A = -40 to +85°C (A: Con T _A = -40 to +105°C (G: Inc		dustrial applications),					

Note

The illegal instruction is generated when instruction code $\ensuremath{\mathsf{FFH}}$ is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

RENESAS

Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xD (x = A to C, E to G, J, L): Start address FE900H
	R5F104xE (x = A to C, E to G, J, L): Start address FE900H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



Absolute Maximum Ratings

(2/2)

					(2/
Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient tem-	Та	In normal c	operation mode	-40 to +85	°C
perature		In flash me	mory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	IOL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147				20.0 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			70.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			15.0	mA
		(When duty \leq 70% ^{Note 3})	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			9.0	mA
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			4.5	mA
		Total of P05, P06, P10 to P17,	$4.0~\text{V} \leq EV_{\text{DD0}} \leq 5.5~\text{V}$			80.0	mA
		P30, P31, P50 to P57,	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			35.0	mA
		P60 to P67, P70 to P77, P80 to P87, P100, P101, P110,	$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 2.7 \text{ V}$			20.0	mA
		P111, P146, P147 (When duty \leq 70% ^{Note 3})	1.6 V ≤ EVDD0 < 1.8 V			10.0	mA
		Total of all pins (When duty \leq 70% ^{Note 3})				150.0	mA
	IOL2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			5.0	mA

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoL × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IoL = 10.0 mA
 - Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

Parameter	Symbol	Conditions			n-speed main) mode		speed main) node	,	voltage main) node	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		reception	$\begin{array}{l} 4.0 \; V \leq E V_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		fMCK/6 Note 1	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK} Note 4$		5.3		1.3		0.6	Mbps
			$2.7 V \le EV_{DD0} < 4.0 V,$ $2.3 V \le V_b \le 2.7 V$		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK} Note 4$		5.3		1.3		0.6	Mbps
			$1.8 V \le EV_{DD0} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V$		fмск/6 Notes 1, 2, 3		fмск/6 Notes 1, 2		fмск/6 Notes 1, 2	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		5.3		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. Use it with $EV_{DD0} \ge V_b$.

Note 3.The following conditions are required for low voltage interface when EVDD0 < VDD. $2.4 V \le EVDD0 < 2.7 V$: MAX. 2.6 Mbps $1.8 V \le EVDD0 < 2.4 V$: MAX. 1.3 Mbps

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

HS (high-speed main) mode:	32 MHz (2.7 V \leq VDD \leq 5.5 V)
	16 MHz (2.4 V \leq VDD \leq 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V \leq VDD \leq 5.5 V)
LV (low-voltage main) mode:	4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



2.5.2 Serial interface IICA

(1) I²C standard mode

```
(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)
```


Parameter	Symbol	Symbol Conditions			HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Standard mode:	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	100	0	100	0	100	kHz
		fclk ≥ 1 MHz	$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	100	0	100	0	100	kHz
			$1.7~V \leq EV_{DD0} \leq 5.5~V$	0	100	0	100	0	100	kHz
			$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$	-	_	0	100	0	100	kHz
Setup time of	tsu: sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			4.7		4.7		μs
restart condition		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			4.7		4.7		μs
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		4.7		4.7		4.7		μs
		$1.6 V \le EV_{DD0} \le 8$	$1.6 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$		_	4.7		4.7		μs
Hold time Note 1	thd: STA	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3$	5.5 V	4.0		4.0		4.0		μs
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ $1.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		4.0		4.0		4.0		μs
				4.0		4.0		4.0		μs
		$1.6 V \le EV_{DD0} \le 8$	5.5 V	-	_	4.0		4.0		μs
Hold time when	tLOW	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3$	5.5 V	4.7		4.7		4.7		μs
SCLA0 = "L"		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	5.5 V	4.7		4.7		4.7		μs
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		4.7		4.7		4.7		μs
		$1.6 V \le EV_{DD0} \le 8$	5.5 V	-	_	4.7		4.7		μs
Hold time when	tніgн	$2.7 V \leq EV_{DD0} \leq 3$	5.5 V	4.0		4.0		4.0		μs
SCLA0 = "H"		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	5.5 V	4.0		4.0		4.0		μs
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3$	5.5 V	4.0		4.0		4.0		μs
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	5.5 V	-	_	4.0		4.0		μs

 $(\ensuremath{\textit{Notes}}, \ensuremath{\textit{Caution}}, \ensuremath{\text{and}} \ensuremath{\textit{Remark}}$ are listed on the next page.)



2.10 Timing of Entry to Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must end before the external reset ends.	1			ms



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends

 $\ensuremath{\text{tHD:}}$ $\ensuremath{\text{How}}$ long to keep the TOOL0 pin at the low level from when the external resets end

(excluding the processing time of the firmware to control the flash memory)



3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

This chapter describes the following electrical specifications. Target products G: Industrial applications $T_A = -40$ to $+105^{\circ}C$ R5F104xxGxx

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.
- Caution 4. Please contact Renesas Electronics sales office for derating of operation under TA = +85 to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.
- Remark When RL78/G14 is used in the range of T_A = -40 to +85°C, see 2. ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C).




- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- **Note 8.** Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fcLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C



- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))

Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.



3.6.2 Temperature sensor characteristics/internal reference voltage characteristic

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, T _A = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = EVsso = EVss1 = 0 V, HS (high-speed main) mode)

3.6.3 D/A converter characteristics

(TA = -40 to +105°C, 2.4 V \leq EVsso = EVss1 \leq VDD \leq 5.5 V, Vss = EVsso = EVss1 = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M Ω	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
		Rload = 8 MΩ	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7~V \leq V\text{DD} \leq 5.5~V$			3	μs
			$2.4~V \leq V_{DD} < 2.7~V$			6	μs



3.6.4 Comparator

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		EVDD0 - 1.4	V
	lvcmp			-0.3		EVDD0 + 0.3	V
Output delay	td	V _{DD} = 3.0 V Input slew rate > 50 mV/µs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode	e, window mode		0.76 VDD		V
Low-electric-potential ref- erence voltage	VTW-	Comparator high-speed mode	Comparator high-speed mode, window mode		0.24 VDD		V
Operation stabilization wait time	tсмр			100			μs
Internal reference voltage Note	VBGR	2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode		1.38	1.45	1.50	V

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Note Not usable in sub-clock operation or STOP mode.


3.6.5 POR circuit characteristics

(TA = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	VPOR	Voltage threshold on VDD rising	1.45	1.51	1.57	V
	VPDR	Voltage threshold on VDD falling Note 1	1.44	1.50	1.56	V
Minimum pulse width Note 2	TPW		300			μs

Note 1. However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.

Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).






3.7 **RAM Data Retention Characteristics**

(TA = -40 to +105°C, Vss = 0V)						
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 Note		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



3.8 **Flash Memory Programming Characteristics**

(T _A = -40 to +105°C	$V_{\rm v}, 2.4 \ V \le V \text{DD} \le 5.5 \ V, \ V \text{ss} = 0 \ V$
	,

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C ^{Note 4}	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C ^{Note 4}	100,000			
		Retained for 20 years T _A = 85°C ^{Note 4}	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self-programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

Note 4. This temperature is the average value at which data are retained.


3.9 Dedicated Flash Memory Programmer Communication (UART)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



R5F104GKAFB, R5F104GLAFB R5F104GKGFB, R5F104GLGFB






4.9 80-pin products

R5F104MFAFB, R5F104MGAFB, R5F104MHAFB, R5F104MJAFB R5F104MFDFB, R5F104MGDFB, R5F104MHDFB, R5F104MJDFB R5F104MFGFB, R5F104MGGFB, R5F104MHGFB, R5F104MJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53



NOTE


Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.



R5F104MFAFA, R5F104MGAFA, R5F104MHAFA, R5F104MJAFA R5F104MFDFA, R5F104MGDFA, R5F104MHDFA, R5F104MJDFA R5F104MFGFA, R5F104MGGFA, R5F104MHGFA, R5F104MJGFA R5F104MKAFA, R5F104MLAFA R5F104MKGFA, R5F104MLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69



© 2012 Renesas Electronics Corporation. All rights reserved.

