

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-WFQFN Exposed Pad
Supplier Device Package	48-HWQFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104gjana-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


(5/5)

Pin count	Package	Fields of Application Note	Ordering Part Number	
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	A	R5F104MFAFB#V0, R5F104MGAFB#V0, R5F104MHAFB#V0, R5F104MJAFB#V0	
	(12 × 12 mm, 0.0 mm piton)		R5F104MFAFB#X0, R5F104MGAFB#X0, R5F104MHAFB#X0, R5F104MJAFB#X0	
			R5F104MKAFB#30, R5F104MLAFB#30	
			R5F104MKAFB#50, R5F104MLAFB#50	
		D	R5F104MFDFB#V0, R5F104MGDFB#V0, R5F104MHDFB#V0, R5F104MJDFB#V0	
			R5F104MFDFB#X0, R5F104MGDFB#X0, R5F104MHDFB#X0, R5F104MJDFB#X0	
		G	R5F104MFGFB#V0, R5F104MGGFB#V0, R5F104MHGFB#V0, R5F104MJGFB#V0	
			R5F104MFGFB#X0, R5F104MGGFB#X0, R5F104MHGFB#X0, R5F104MJGFB#X0	
			R5F104MKGFB#30, R5F104MLGFB#30	
			R5F104MKGFB#X0, R5F104MLGFB#50	
	80-pin plastic LQFP	A		
	(14 × 14 mm, 0.65 mm pitch)		R5F104MFAFA#V0, R5F104MGAFA#V0, R5F104MHAFA#V0, R5F104MJAFA#V0	
			R5F104MFAFA#X0, R5F104MGAFA#X0, R5F104MHAFA#X0, R5F104MJAFA#X0	
			R5F104MKAFA#30, R5F104MLAFA#30	
			R5F104MKAFA#50, R5F104MLAFA#50	
		D	R5F104MFDFA#V0, R5F104MGDFA#V0, R5F104MHDFA#V0, R5F104MJDFA#V0	
			R5F104MFDFA#X0, R5F104MGDFA#X0, R5F104MHDFA#X0, R5F104MJDFA#X0	
		G	R5F104MFGFA#V0, R5F104MGGFA#V0, R5F104MHGFA#V0, R5F104MJGFA#V0	
			R5F104MFGFA#X0, R5F104MGGFA#X0, R5F104MHGFA#X0, R5F104MJGFA#X0	
			R5F104MKGFA#30, R5F104MLGFA#30	
			R5F104MKGFA#50, R5F104MLGFA#50	
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)	A	R5F104PFAFB#V0, R5F104PGAFB#V0, R5F104PHAFB#V0, R5F104PJAFB#V0	
	(14 × 14 mm, 0.3 mm pitch)		R5F104PFAFB#X0, R5F104PGAFB#X0, R5F104PHAFB#X0, R5F104PJAFB#X0	
			R5F104PKAFB#30, R5F104PLAFB#30	
			R5F104PKAFB#50, R5F104PLAFB#50	
		D	R5F104PFDFB#V0, R5F104PGDFB#V0, R5F104PHDFB#V0, R5F104PJDFB#V0	
			R5F104PFDFB#X0, R5F104PGDFB#X0, R5F104PHDFB#X0, R5F104PJDFB#X0	
		G	R5F104PFGFB#V0, R5F104PGGFB#V0, R5F104PHGFB#V0, R5F104PJGFB#V0	
			R5F104PFGFB#X0, R5F104PGGFB#X0, R5F104PHGFB#X0, R5F104PJGFB#X0	
			R5F104PKGFB#30, R5F104PLGFB#30	
			R5F104PKGFB#50, R5F104PLGFB#50	
	100-pin plastic LQFP	A	R5F104PFAFA#V0, R5F104PGAFA#V0, R5F104PHAFA#V0, R5F104PJAFA#V0	
	(14 × 20 mm, 0.65 mm pitch)			
			R5F104PFAFA#X0, R5F104PGAFA#X0, R5F104PHAFA#X0, R5F104PJAFA#X0	
			R5F104PKAFA#30, R5F104PLAFA#30	
		D	R5F104PKAFA#50, R5F104PLAFA#50	
			R5F104PFDFA#V0, R5F104PGDFA#V0, R5F104PHDFA#V0, R5F104PJDFA#V0	
		G	R5F104PFDFA#X0, R5F104PGDFA#X0, R5F104PHDFA#X0, R5F104PJDFA#X0	
		G	R5F104PFGFA#V0, R5F104PGGFA#V0, R5F104PHGFA#V0, R5F104PJGFA#V0	
			R5F104PFGFA#X0, R5F104PGGFA#X0, R5F104PHGFA#X0, R5F104PJGFA#X0	
í			R5F104PKGFA#30, R5F104PLGFA#30	
			R5F104PKGFA#50, R5F104PLGFA#50	

Note Caution For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.


Ition The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

# 1.5.2 32-pin products




**Note** Mounted on the 96 KB or more code flash memory products.

## 1.5.7 **52-pin products**



**Note** Mounted on the 96 KB or more code flash memory products.

## 1.5.9 80-pin products



- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ 

 $2.4~V \leq V_{DD} \leq 5.5~V \textcircled{@}1~MHz$  to 16 MHz

LS (low-speed main) mode: 1.8 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
  Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
  Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

# (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V <sub>DD</sub> = 5.0 V		0.93	3.32	mA
rent Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.93	3.32	
				fHOCO = 32 MHz,	V <sub>DD</sub> = 5.0 V		0.5	2.63	
				fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.5	2.63	
				fHOCO = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.72	2.60	
				fiH = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.72	2.60	
				fHOCO = 24 MHz,	V <sub>DD</sub> = 5.0 V		0.42	2.03	
				fih = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.42	2.03	
			fHOCO = 16	fHOCO = 16 MHz,	V <sub>DD</sub> = 5.0 V		0.39	1.50	
				fih = 16 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.39	1.50	
			LS (low-speed main)	fносо = 8 MHz,	V <sub>DD</sub> = 3.0 V		270	800	μΑ
			mode Note 7	fih = 8 MHz Note 4	V <sub>DD</sub> = 2.0 V		270	800	
			LV (low-voltage main)	fHOCO = 4 MHz,	V <sub>DD</sub> = 3.0 V		450	755	μА
			mode Note 7	fih = 4 MHz Note 4	V <sub>DD</sub> = 2.0 V		450	755	
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.31	1.69	mA
			$f_{MX} = 20 \text{ MHz Note 3}, \qquad \text{Square wave}$ $V_{DD} = 3.0 \text{ V}$ $Resonator continuous f_{MX} = 10 \text{ MHz Note 3}, \qquad \text{Square wave}$	Resonator connection		0.41	1.91		
				f <sub>MX</sub> = 20 MHz Note 3, Square wave inpu	Square wave input		0.31	1.69	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.41	1.91	
				,	Square wave input		0.21	0.94	
					Resonator connection		0.26	1.02	
					Square wave input		0.21	0.94	
					Resonator connection		0.26	1.02	
			LS (low-speed main)	fmx = 8 MHz Note 3,	Square wave input		110	610	μΑ
			mode Note 7	V <sub>DD</sub> = 3.0 V	Resonator connection		150	660	
				f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		110	610	
				V <sub>DD</sub> = 2.0 V	Resonator connection		150	660	
			Subsystem clock oper-	fsuB = 32.768 kHz Note 5,	Square wave input		0.31		μΑ
			ation	TA = -40°C	Resonator connection		0.50		
				fsuB = 32.768 kHz Note 5,	Square wave input		0.38	0.76	
				TA = +25°C	Resonator connection		0.57	0.95	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.47	3.59	
				TA = +50°C	Resonator connection		0.70	3.78	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.80	6.20	
				T <sub>A</sub> = +70°C	Resonator connection		1.00	6.39	
			fsuB = 32.768 kHz Note 5,	Square wave input		1.65	10.56	1	
				T <sub>A</sub> = +85°C	Resonator connection		1.84	10.75	
	IDD3	STOP mode	TA = -40°C				0.19		μА
	Note 6	Note 8	T <sub>A</sub> = +25°C				0.30	0.59	
			TA = +50°C				0.41	3.42	
			T <sub>A</sub> = +70°C				0.80	6.03	
			T <sub>A</sub> = +85°C				1.53	10.39	

(Notes and Remarks are listed on the next page.)


# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(TA = -40 to +85°C, 2.7 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)


Parameter	Symbol	Conditions		HS (high-s main) me		LS (low-sp main) mo		LV (low-vo main) mo	•	Unit
					MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 2/fcLk	4.0 V ≤ EVDD0 ≤ 5.5 V	62.5		250		500		ns
			2.7 V ≤ EVDD0 ≤ 5.5 V	83.3		250		500		ns
SCKp high-/low-level tkh1,		4.0 V ≤ EV <sub>DD0</sub>	≤ 5.5 V	tkcy1/2 - 7		tkcy1/2 - 50		tксү1/2 - 50		ns
width	tKL1	2.7 V ≤ EVDD0 ≤ 5.5 V		tkcy1/2 - 10		tkcy1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑)	tsıĸ1	4.0 V ≤ EVDD0	≤ 5.5 V	23		110		110		ns
Note 1		2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		33		110		110		ns
SIp hold time (from SCKp↑) Note 2	tksi1	2.7 V ≤ EVDD0	≤ 5.5 V	10		10		10		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 20 pF Note	4		10		10		10	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. This value is valid only when CSI00's peripheral I/O redirect function is not used.
- Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 1)
- Remark 3. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00))

#### **UART** mode connection diagram (during communication at different potential)



#### UART mode bit width (during communication at different potential) (reference)






- Remark 1.  $Rb[\Omega]$ : Communication line (TxDq) pull-up resistance,
  - Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
  - m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
- Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is

# 2.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thD	POR and LVD reset must end before the external reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)

# 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications T<sub>A</sub> = -40 to +105°C

R5F104xxGxx

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.
- Caution 4. Please contact Renesas Electronics sales office for derating of operation under TA = +85 to +105°C.

  Derating is the systematic reduction of load for the sake of improved reliability.
- Remark When RL78/G14 is used in the range of T<sub>A</sub> = -40 to +85°C, see **2. ELECTRICAL SPECIFICATIONS (T<sub>A</sub> = -40 to +85°C)**.

Operation of products rated "G: Industrial applications ( $TA = -40 \text{ to} + 105^{\circ}\text{C}$ )" at ambient operating temperatures above 85°C differs from that of products rated "A: Consumer applications" and "D: Industrial applications" in the ways listed below.

Parameter	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	TA = -40 to +85°C	Ta = -40 to +105°C
Operating mode	HS (high-speed main) mode:	HS (high-speed main) mode only:
Operating voltage range	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz	2.7 V ≤ VDD ≤ 5.5 V@1 MHz to 32 MHz
	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 16 MHz	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 16 MHz
	LS (low-speed main) mode:	
	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 8 MHz	
	LV (low-voltage main) mode:	
	1.6 V ≤ VDD ≤ 5.5 V@1 MHz to 4 MHz	
High-speed on-chip oscillator	1.8 V ≤ VDD ≤ 5.5 V:	2.4 V ≤ VDD ≤ 5.5 V:
clock accuracy	±1.0% @ TA = -20 to +85°C	±2.0% @ TA = +85 to +105°C
	±1.5% @ TA = -40 to -20°C	±1.0% @ TA = -20 to +85°C
	1.6 V ≤ VDD < 1.8 V:	±1.5% @ TA = -40 to -20°C
	±5.0% @ TA = -20 to +85°C	
	±5.5% @ TA = -40 to -20°C	
Serial array unit	UART	UART
	CSI: fclk/2 (16 Mbps supported), fclk/4	CSI: fclk/4
	Simplified I <sup>2</sup> C communication	Simplified I <sup>2</sup> C communication
IICA	Standard mode	Standard mode
	Fast mode	Fast mode
	Fast mode plus	
Voltage detector	• Rising: 1.67 V to 4.06 V (14 stages)	• Rising: 2.61 V to 4.06 V (8 stages)
	• Falling: 1.63 V to 3.98 V (14 stages)	• Falling: 2.55 V to 3.98 V (8 stages)

Remark The electrical characteristics of products rated "G: Industrial applications (TA = -40 to + 105°C)" at ambient operating temperatures above 85°C differ from those of products rated "A: Consumer applications" and "D: Industrial applications". For details, refer to **3.1** to **3.10**.

# 3.1 Absolute Maximum Ratings

#### **Absolute Maximum Ratings**

(1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to V <sub>DD</sub> +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P64 to P67,	and -0.3 to V <sub>DD</sub> +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P140 to P147		
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vıз	P20 to P27, P121 to P124, P137,	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
		P150 to P156, EXCLK, EXCLKS, RESET		
Output voltage	Vo1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P60 to P67,	and -0.3 to V <sub>DD</sub> +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P130, P140 to P147		
	Vo2	P20 to P27, P150 to P156	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3	.,
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI14	-0.3 to V <sub>DD</sub> +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V

- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- **Note 3.** Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage

#### 3.2 Oscillator Characteristics

#### 3.2.1 X1, XT1 characteristics

#### $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$	1.0		20.0	MHz
	crystal resonator	2.4 V ≤ V <sub>DD</sub> < 2.7 V	1.0		16.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time.

Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user.

Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

#### 3.2.2 On-chip oscillator characteristics

#### $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le VDD \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator clock frequency		-20 to +85°C	$2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$	-1.0		+1.0	%
accuracy		-40 to -20°C	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	-1.5		+1.5	%
		+85 to +105°C	$2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fıL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

#### 3.3 DC Characteristics

#### 3.3.1 Pin characteristics

 $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EVDD0 = EVDD1 \le VDD \le 5.5 \text{ V}, VSS = EVSS0 = EVSS1 = 0 \text{ V})$ 

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	2.4 V ≤ EVDD0 ≤ 5.5 V			-3.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	4.0 V ≤ EVDD0 ≤ 5.5 V			-30.0	mA
		P102, P120, P130, P140 to P145	2.7 V ≤ EVDD0 < 4.0 V			-10.0	mA
		(When duty ≤ 70% Note 3)	2.4 V ≤ EVDD0 < 2.7 V			-5.0	mA
		, , , , , , , , , , , , , , , , , , , ,	4.0 V ≤ EVDD0 ≤ 5.5 V			-30.0	mA
		P30, P31, P50 to P57,	2.7 V ≤ EVDD0 < 4.0 V			-19.0	mA
		P64 to P67 P70 to P77	2.4 V ≤ EVDD0 < 2.7 V			-10.0	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )	2.4 V ≤ EVDD0 ≤ 5.5 V			-60.0	mA
	Іон2	Per pin for P20 to P27, P150 to P156 Total of all pins (When duty ≤ 70% Note 3)	2.4 V ≤ VDD ≤ 5.5 V			-0.1 Note 2	mA
			2.4 V ≤ VDD ≤ 5.5 V			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

**Note 3.** Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoH × 0.7)/(n × 0.01) <Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins = (-10.0 × 0.7)/(80 × 0.01) ≈ -8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Note 2. Do not exceed the total current value.

# 3.6.4 Comparator

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Col	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	Ivref			0		EVDD0 - 1.4	V
	Ivcmp			-0.3		EV <sub>DD0</sub> + 0.3	V
Output delay	td	V <sub>DD</sub> = 3.0 V Input slew rate > 50 mV/μs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode	e, window mode		0.76 VDD		V
Low-electric-potential ref- erence voltage	VTW-	Comparator high-speed mode	e, window mode		0.24 VDD		V
Operation stabilization wait time	tсмр			100			μs
Internal reference voltage Note	VBGR	$2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{ HS (h}$	nigh-speed main) mode	1.38	1.45	1.50	٧


Note Not usable in sub-clock operation or STOP mode.

#### 3.6.5 POR circuit characteristics

#### $(TA = -40 \text{ to } +105^{\circ}\text{C}, Vss = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	VPOR	Voltage threshold on VDD rising	1.45	1.51	1.57	V
	VPDR	Voltage threshold on VDD falling Note 1	1.44	1.50	1.56	V
Minimum pulse width Note 2	Tpw		300			μs


- **Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.
- Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



# 3.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must end before the external reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)


## 4.6 48-pin products

R5F104GAAFB, R5F104GCAFB, R5F104GDAFB, R5F104GEAFB, R5F104GFAFB, R5F104GAFB, R5F104GHAFB, R5F104GJAFB

R5F104GADFB, R5F104GCDFB, R5F104GDDFB, R5F104GEDFB, R5F104GFDFB, R5F104GDFB, R5F104GHDFB, R5F104GJDFB


R5F104GAGFB, R5F104GCGFB, R5F104GDGFB, R5F104GEGFB, R5F104GFGFB, R5F104GHGFB, R5F104GJGFB


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16



## 4.8 64-pin products

R5F104LCAFA, R5F104LDAFA, R5F104LEAFA, R5F104LFAFA, R5F104LGAFA, R5F104LHAFA, R5F104LJAFA R5F104LCDFA, R5F104LDDFA, R5F104LEDFA, R5F104LFDFA, R5F104LGGFA, R5F104LHDFA, R5F104LJDFA R5F104LCGFA, R5F104LDGFA, R5F104LEGFA, R5F104LFGFA, R5F104LGGFA, R5F104LHGFA, R5F104LJGFA R5F104LKAFA, R5F104LLAFA R5F104LKGFA, R5F104LLGFA





© 2012 Renesas Electronics Corporation. All rights reserved.

REVISION	LICTODY
KEVISION	HISTORT

# RL78/G14 Datasheet

	Description	
Rev. Date Page		Summary
		Addition of CHAPTER 3 ELECTRICAL SPECIFICATIONS
	171 to 187	Modification of 4.1 30-pin products to 4.10 100-pin products
Feb 07, 2014	All	Addition of products with maximum 512 KB flash ROM and 48 KB RAM
	1	Modification of 1.1 Features
	2	Modification of ROM, RAM capacities and addition of note 3
	3	Modification of Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14
	6 to 8	Addition of part number
	15, 16	Modification of 1.3.6 48-pin products
	17	Modification of 1.3.7 52-pin products
	18, 19	Modification of 1.3.8 64-pin products
	20	Modification of 1.3.9 80-pin products
	21, 22	Modification of 1.3.10 100-pin products
	35, 37, 39, 41, 43, 45, 47	Modification of operating ambient temperature in 1.6 Outline of Functions
	42, 43	Addition of table of 48-pin, 52-pin, 64-pin products (code flash memory 384 KB to 512 KB)
	46, 47	Addition of table of 80-pin, 100-pin products (code flash memory 384 KB to 512 KB)
	65 to 68	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products
	118	Modification of 2.7 Data Memory Retention Characteristics
	137 to 140	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products
	180	Modification of 3.7 Data Memory Retention Characteristics
	189, 190	Addition and modification of 4.6 48-pin products
	191	Modification of 4.7 52-pin products
	193 to 195	Addition and modification of 4.8 64-pin products
	198, 199	Addition and modification of 4.9 80-pin products
	201, 202	Addition and modification of 4.10 100-pin products
Jan 05, 2015	p.2	Deletion of R5F104JK and R5F104JL from the list of ROM and RAM capacities and modification of note
	p.6	Deletion of ordering part numbers of R5F104JK and R5F104JL from 52-pin plastic LQFP package in 1.2 Ordering Information
	p.6 to 8	Deletion of note 2 in 1.2 Ordering Information
	p.17	Deletion of note 2 in 1.3.7 52-pin products
	p.36, 39, 42, 45, 48, 50, 52	Modification of description in 1.6 Outline of Functions
	p.46, 48	Deletion of description of 52-pin in 1.6 Outline of Functions
	p.47	Modification of note of 1.6 Outline of Functions
	p.62, 64, 66, 68, 70, 72	Modification of specifications in 2.3.2 Supply current characteristics
	Feb 07, 2014	Oct 25, 2013 112 to 169 171 to 187  Feb 07, 2014 All 1 2 3 6 to 8 15, 16 17 18, 19 20 21, 22 35, 37, 39, 41, 43, 45, 47 42, 43 46, 47 65 to 68 118 137 to 140 180 189, 190 191 193 to 195 198, 199 201, 202  Jan 05, 2015 p.2 p.6 p.6 to 8 p.17 p.36, 39, 42, 45, 48, 50, 52 p.46, 48 p.47 p.62, 64, 66, 68, 70,

#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.