



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104jggfa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/G14 1. OUTLINE

O ROM, RAM capacities

Flash ROM	Data flash	RAM		RL78	3/G14	
Tiasii NOW	Data ilasii	KAW	30 pins	32 pins	36 pins	40 pins
192 KB	8 KB	20 KB	_	_	_	R5F104EH
128 KB	8 KB	16 KB	R5F104AG	R5F104BG	R5F104CG	R5F104EG
96 KB	8 KB	12 KB	R5F104AF	R5F104BF	R5F104CF	R5F104EF
64 KB	4 KB	5.5 KB Note	R5F104AE	R5F104BE	R5F104CE	R5F104EE
48 KB	4 KB	5.5 KB Note	R5F104AD	R5F104BD	R5F104CD	R5F104ED
32 KB	4 KB	4 KB	R5F104AC	R5F104BC	R5F104CC	R5F104EC
16 KB	4 KB	2.5 KB	R5F104AA	R5F104BA	R5F104CA	R5F104EA

Flash ROM	Data flash	RAM		RL78	s/G14	
TiasiTNOW	Data ilasii	IVAIVI	44 pins	48 pins	52 pins	64 pins
512 KB	8 KB	48 KB Note	_	R5F104GL	_	R5F104LL
384 KB	8 KB	32 KB	_	R5F104GK	_	R5F104LK
256 KB	8 KB	24 KB Note	R5F104FJ	R5F104GJ	R5F104JJ	R5F104LJ
192 KB	8 KB	20 KB	R5F104FH	R5F104GH	R5F104JH	R5F104LH
128 KB	8 KB	16 KB	R5F104FG	R5F104GG	R5F104JG	R5F104LG
96 KB	8 KB	12 KB	R5F104FF	R5F104GF	R5F104JF	R5F104LF
64 KB	4 KB	5.5 KB Note	R5F104FE	R5F104GE	R5F104JE	R5F104LE
48 KB	4 KB	5.5 KB Note	R5F104FD	R5F104GD	R5F104JD	R5F104LD
32 KB	4 KB	4 KB	R5F104FC	R5F104GC	R5F104JC	R5F104LC
16 KB	4 KB	2.5 KB	R5F104FA	R5F104GA	_	_

Flash ROM	Data flash RAM		RL78	8/G14
T IdSIT KOW	Data ilasii	KAW	80 pins	100 pins
512 KB	8 KB	48 KB Note	R5F104ML	R5F104PL
384 KB	8 KB	32 KB	R5F104MK	R5F104PK
256 KB	8 KB	24 KB Note	R5F104MJ	R5F104PJ
192 KB	8 KB	20 KB	R5F104MH	R5F104PH
128 KB	8 KB	16 KB	R5F104MG	R5F104PG
96 KB	8 KB	12 KB	R5F104MF	R5F104PF

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H

R5F104xE (x = A to C, E to G, J, L): Start address FE900H

R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(5/5)

Items	Symbol	Conditi	ons		MIN.	TYP.	MAX.	Unit
Input leakage cur- rent, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vi = EVDDO				1	μΑ
	ILIH2	P20 to P27, P137, P150 to P156, RESET	VI = VDD				1	μΑ
	ILIH3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μА
				In resonator con- nection			10	μА
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVsso				-1	μΑ
	ILIL2	P20 to P27, P137, P150 to P156, RESET	Vı = Vss				-1	μА
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μА
				In resonator con- nection			-10	μА
On-chip pull-up resistance	Rυ	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVsso	, In input port	10	20	100	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol		Conditions	٠ ٠	-speed main) node	,	speed main) mode	,	voltage main) mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		reception	$4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 4		5.3		1.3		0.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1	bps
			Theoretical value of the maximum transfer rate folk Note 4		5.3		1.3		0.6	Mbps
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		fмск/6 Notes 1, 2, 3		fмск/6 Notes 1, 2		fмск/6 Notes 1, 2	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		5.3		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. Use it with $EV_{DD0} \ge V_b$.

Note 3. The following conditions are required for low voltage interface when EVDDO < VDD.

 $2.4~V \leq EV_{DD0} < 2.7~V;$ MAX. 2.6~Mbps

 $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.4 \text{ V}$: MAX. 1.3 Mbps

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz (2.4 V \leq VDD \leq 5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13)

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(TA = -40 to +85°C, 2.7 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol		Conditions	HS (high-s main) mo		LS (low-speed mode		LV (low-vo main) mo	•	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 2/fcLk	$\begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ \text{C}_{\text{b}} &= 20 \text{ pF, R}_{\text{b}} = 1.4 \text{ k}\Omega \end{aligned}$	200		1150		1150		ns
			$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} \leq 2.7 \ V, \\ Cb &= 20 \ pF, \ Rb = 2.7 \ k\Omega \end{split}$	300		1150		1150		ns
SCKp high-level width	tkH1	$4.0 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 2$ $C_{\text{b}} = 20 \text{ pF, Rb}$	I.0 V,	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 \text{ V} \le \text{EV}_{DD0}$ $2.3 \text{ V} \le \text{V}_{b} \le 2$ $C_{b} = 20 \text{ pF, Rb}$	2.7 V,	tkcy1/2 - 120		tkcy1/2 - 120		tkcy1/2 - 120		ns
SCKp low-level width	tKL1	$4.0 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	4.0 V,	tксү1/2 - 7		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}}$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	2.7 V,	tксү1/2 - 10		tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) Note 1	tsık1	$4.0 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF}, \text{Rb}$	4.0 V,	58		479		479		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	2.7 V,	121		479		479		ns
SIp hold time (from SCKp†) Note 1	tksii	$4.0 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	4.0 V,	10		10		10		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}}$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	2.7 V,	10		10		10		ns
Delay time from SCKp↓ to SOp out- put Note 1	tkso1	$4.0 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	4.0 V,		60		60		60	ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DDO}}$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF, Rb}$	2.7 V,		130		130		130	ns

 $(\textbf{Notes},\,\textbf{Caution},\, \text{and}\,\, \textbf{Remarks}$ are listed on the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$ (2/3)

Parameter	Symbol	Conditions	, ,	speed main)	,	peed main) ode	,	oltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) Note 1	tsıĸı	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	81		479		479		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega $	177		479		479		ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V Note 2}, \\ &C_{\text{b}} = 30 \text{ pF, } R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	479		479		479		ns
SIp hold time (from SCKp↑) Note 1	tksi1	$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 1.4 \text{ k}\Omega \end{aligned} $	19		19		19		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega $	19		19		19		ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note 2}, \\ &C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	19		19		19		ns
Delay time from SCKp↓ to SOp output Note 1	tkso1	$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 1.4 \text{ k}\Omega \end{aligned} $		100		100		100	ns
				195		195		195	ns
		$\begin{array}{c} 1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ 1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note 2}, \\ \text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 5.5 \; \text{k}\Omega \end{array}$		483		483		483	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

Note 2. Use it with $EV_{DD0} \ge V_b$.

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed r	main)	LS (low-speed m	nain)	LV (low-voltage r mode	main)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b & = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DDO}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DDO} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} &\text{Note 2}, \\ &C_{\text{b}} = 100 \text{ pF}, &R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
Data hold time (transmission)	thd:dat	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $	0	305	0	305	0	305	ns
		$ \begin{aligned} &4.0 \; \text{V} \leq \text{EV} \text{DDO} \leq 5.5 \; \text{V}, \\ &2.7 \; \text{V} \leq \text{V}_\text{b} \leq 4.0 \; \text{V}, \\ &\text{C}_\text{b} = 100 \; \text{pF}, \; \text{R}_\text{b} = 2.8 \; \text{k} \Omega \end{aligned} $	0	355	0	355	0	355	ns
		$ \begin{aligned} &2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega \end{aligned} $	0	355	0	355	0	355	ns
		$\begin{split} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \stackrel{\text{Note 2}}{\sim}, \\ &C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{split}$	0	405	0	405	0	405	ns

Note 1. The value must also be equal to or less than fMCK/4.

Caution

Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Note 2. Use it with $EVDD0 \ge V_b$.

Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

(2) I2C fast mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	(Conditions		h-speed mode	,	v-speed mode	,	-voltage mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode:	2.7 V ≤ EVDD0 ≤ 5.5 V	0	400	0	400	0	400	kHz
		fc∟k ≥ 3.5 MHz	1.8 V ≤ EVDD0 ≤ 5.5 V	0	400	0	400	0	400	kHz
Setup time of restart condi-	tsu: sta	2.7 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
tion		1.8 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
Hold time Note 1	thd: STA	2.7 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EV _{DD0} ≤	5.5 V	1.3		1.3		1.3		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	1.3		1.3		1.3		μs
Hold time when SCLA0 = "H"	thigh	2.7 V ≤ EVDD0 ≤	5.5 V	0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
Data setup time (reception)	tsu: dat	2.7 V ≤ EVDD0 ≤	5.5 V	100		100		100		ns
		1.8 V ≤ EV _{DD0} ≤	5.5 V	100		100		100		ns
Data hold time (transmission)	thd: dat	2.7 V ≤ EV _{DD0} ≤	5.5 V	0	0.9	0	0.9	0	0.9	μs
Note 2		1.8 V ≤ EV _{DD0} ≤	5.5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	tsu: sto	2.7 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	0.6		0.6		0.6		μs
Bus-free time	t BUF	2.7 V ≤ EV _{DD0} ≤	5.5 V	1.3		1.3		1.3		μs
		1.8 V ≤ EV _{DD0} ≤	5.5 V	1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: C_b = 320 pF, R_b = 1.1 k Ω

(3) I2C fast mode plus

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Co	onditions		h-speed mode			LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fclk ≥ 10 MHz	2.7 V ≤ EVDD0 ≤ 5.5 V	0	1000	-	_	_	_	kHz
Setup time of restart condition	tsu: sta	2.7 V ≤ EVDD0 ≤ 5.	5 V	0.26		-	_	_	_	μs
Hold time Note 1	thd: STA	2.7 V ≤ EVDD0 ≤ 5.	5 V	0.26			_	_	_	μs
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EV _{DD0} ≤ 5.	.5 V	0.5			_	_	_	μs
Hold time when SCLA0 = "H"	tніgн	2.7 V ≤ EVDD0 ≤ 5.	5 V	0.26			_	_	_	μs
Data setup time (reception)	tsu: dat	2.7 V ≤ EVDD0 ≤ 5.	5 V	50		-		_	_	ns
Data hold time (transmission) Note 2	thd: dat	2.7 V ≤ EVDD0 ≤ 5.	5 V	0	0.45	-	_	_	_	μs
Setup time of stop condition	tsu: sto	2.7 V ≤ EV _{DD0} ≤ 5.	5 V	0.26		-	_	_	_	μs
Bus-free time	tBUF	2.7 V ≤ EVDD0 ≤ 5.	5 V	0.5		_		_	_	μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.


Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Note 3. The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: C_b = 120 pF, R_b = 1.1 k Ω

IICA serial transfer timing



Remark n = 0, 1

Absolute Maximum Ratings

(2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient temperature	ТА		mory programming mode	-40 to +105	°C
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 4. fsub:

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.

Subsystem clock frequency (XT1 clock oscillation frequency)

Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\text{@}1} \text{ MHz}$ to 32 MHz

2.4 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 16 MHz

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)

 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.6		mA
current		ing mode	mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.6		
Note 1				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.3		
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.3		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal operation	V _{DD} = 5.0 V		5.4	10.9	mA
			mode Note 5	f _{IH} = 32 MHz Note 3		V _{DD} = 3.0 V		5.4	10.9	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		5.0	10.3	
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.0	10.3	
				, and the second	Normal	V _{DD} = 5.0 V		4.2	8.2	
					operation	V _{DD} = 3.0 V		4.2	8.2	
				fHOCO = 24 MHz, Normal	Normal	V _{DD} = 5.0 V		4.0	7.8	
				f _{IH} = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.0	7.8	
	fносо = 16 M	fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		3.0	5.6			
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.0	5.6	
			mode Note 5	f _{MX} = 20 MHz Note 2, V _{DD} = 5.0 V	Normal operation	Square wave input		3.4	6.6	mA
						Resonator connection		3.6	6.7	
				fmx = 20 MHz Note 2, VDD = 3.0 V	Normal operation	Square wave input		3.4	6.6	
						Resonator connection		3.6	6.7	
				fmx = 10 MHz Note 2, VDD = 5.0 V	Normal operation	Square wave input		2.1	3.9	
						Resonator connection		2.2	4.0	
				f _{MX} = 10 MHz Note 2, V _{DD} = 3.0 V	Normal operation	Square wave input		2.1	3.9	
						Resonator connection		2.2	4.0	
				fsub = 32.768 kHz Note 4 TA = -40°C	Normal operation	Square wave input		4.9	7.1	
			operation			Resonator connection		4.9	7.1	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	
				T _A = +25°C	operation	Resonator connection		4.9	7.1	1
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.1	8.8	
				T _A = +50°C	operation	Resonator connection		5.1	8.8	- - - -
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.5	
				T _A = +70°C	operation	Resonator connection		5.5	10.5	
				fsuB = 32.768 kHz Note 4 TA = +85°C	Normal	Square wave input		6.5	14.5	
					operation	Resonator connection		6.5	14.5	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		13.0	58.0	
				T _A = +105°C	operation	Resonator connection		13.0	58.0	

(Notes and Remarks are listed on the next page.)

- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).

 The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- Note 11. Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- Note 12. Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fclk: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Cond	ditions	HS (high-speed	main) mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 5	tkcy2	4.0 V ≤ EV _{DD0} ≤ 5.5 V	20 MHz < fmck	16/ƒмск		ns
			fмcк ≤ 20 MHz			ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	16 MHz < fмcк	16/fмск		ns
			fмcк ≤ 16 MHz	12/fмск		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V	2.4 V ≤ EVDD0 ≤ 5.5 V			ns
SCKp high-/low-level width	tkH2, tkL2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		tkcy2/2 - 14		ns
				tkcy2/2 - 16		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		tkcy2/2 - 36		ns
SIp setup time (to SCKp↑) Note 1	tsık2	2.7 V ≤ EV _{DD0} ≤ 5.5 V		1/fмск + 40		ns
		2.4 V ≤ EVDD0 ≤ 5.5 V		1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 2	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 3	tkso2	C = 30 pF Note 4	2.7 V ≤ EVDD0 ≤ 5.5 V		2/fмск + 66	ns
			2.4 V ≤ EV _{DD0} ≤ 5.5 V		2/fмск + 113	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SOp output lines.
- **Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

(2/3)

Parameter	Symbol	Conditions	HS (high-spee	ed main) mode	Unit
			MIN.	MAX.	
SIp setup time (to SCKp↑) Note	tsıĸ1	$ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega $	162		ns
		$\begin{aligned} 2.7 & \ V \le EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \le V_b \le 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$	354		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ k}\Omega$	958		ns
SIp hold time (from SCKp↑) Note	tksıı	$ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 30 \text{ pF}, \text{Rb} = 1.4 \text{ k}\Omega $	38		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	38		ns
		$2.4 \ V \le EV_{DD0} < 3.3 \ V,$ $1.6 \ V \le V_b \le 2.0 \ V,$ $C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega$	38		ns
Delay time from SCKp↓ to SOp output Note	tkso1	$4.0 \text{ V} \le \text{EV}_{\text{DDO}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 1.4 \text{ k}\Omega$		200	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$		390	ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ k}\Omega$		966	ns

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


(1/2)

Parameter	Symbol	Conditions	HS (high-spe	ed main) mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $		400 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega \end{split}$		400 Note 1	kHz
		$\begin{aligned} 4.0 & \text{V} \leq \text{EV}_{\text{DDO}} \leq 5.5 \text{ V}, \\ 2.7 & \text{V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \text{ Rb} = 2.8 \text{ k}\Omega \end{aligned}$		100 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$		100 Note 1	kHz
		$\begin{array}{l} 2.4 \; V \leq EV_{DDO} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 50 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	1200		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	1200		ns
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	4600		ns
		$\begin{split} 2.7 \ V &\leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	4600		ns
		$2.4 \text{ V} \leq \text{EVDD0} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}, \\ C_b = 100 \text{ pF, } R_b = 5.5 \text{ k}\Omega$	4650		ns
Hold time when SCLr = "H"	thigh	$\begin{array}{l} 4.0 \; V \leq EV_{DDO} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	620		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	500		ns
		$\begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF, Rb} = 2.8 \text{ k}\Omega \end{aligned}$	2700		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	2400		ns
		$\begin{array}{c} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	1830		ns

3.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must end before the external reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.


Remark tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.


tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)


4.2 32-pin products


R5F104BAANA, R5F104BCANA, R5F104BDANA, R5F104BEANA, R5F104BFANA, R5F104BGANA R5F104BADNA, R5F104BCDNA, R5F104BDNA, R5F104BEDNA, R5F104BFDNA, R5F104BGDNA R5F104BAGNA, R5F104BCGNA, R5F104BDGNA, R5F104BEGNA, R5F104BGNA, R5F104BGNA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN32-5x5-0.50	PWQN0032KB-A	P32K8-50-3B4-4	0.06










Referance	Dimens	sion in Mill	imeters
Symbol	Min	Nom	Max
D	4.95	5.00	5.05
Е	4.95	5.00	5.05
Α	0.70	0.75	0.80
b	0.18	0.25	0.30
е		0.50	
Lp	0.30	0.40	0.50
х			0.05
у			0.05

ITEM			D2		E2			
		MIN	NOM	MAX	MIN	MOM	MAX	
EXPOSED DIE PAD VARIATIONS	Α	3.45	3.50	3.55	3.45	3.50	3.55	

© 2012 Renesas Electronics Corporation. All rights reserved.


R5F104GKAFB, R5F104GLAFB R5F104GKGFB, R5F104GLGFB



4.10 100-pin products

R5F104PFAFB, R5F104PGAFB, R5F104PHAFB, R5F104PJAFB R5F104PFDFB, R5F104PGDFB, R5F104PHDFB, R5F104PJDFB R5F104PFGFB, R5F104PGGFB, R5F104PHGFB, R5F104PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69



©2012 Renesas Electronics Corporation. All rights reserved.

R5F104PKAFB, R5F104PLAFB R5F104PKGFB, R5F104PLGFB

