




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                      |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 38                                                                                                                                                                            |
| Program Memory Size        | 192KB (192K x 8)                                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 8K x 8                                                                                                                                                                        |
| RAM Size                   | 20K x 8                                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 12x8/10b; D/A 2x8b                                                                                                                                                        |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 52-LQFP                                                                                                                                                                       |
| Supplier Device Package    | 52-LQFP (10x10)                                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104jhafa-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104jhafa-v0</a> |

### 1.3.3 36-pin products

- 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)




**Note** Mounted on the 96 KB or more code flash memory products.

**Caution** Connect the REGC pin to V<sub>SS</sub> pin via a capacitor (0.47 to 1  $\mu$ F).

**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

- 100-pin plastic LQFP (14 × 20 mm, 0.65 mm pitch)



**Note** Mounted on the 384 KB or more code flash memory products.

**Caution 1.** Make EVSS0, EVSS1 pins the same potential as Vss pin.

**Caution 2.** Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).

**Caution 3.** Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μF).

**Remark 1.** For pin identification, see 1.4 Pin Identification.


**Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the Vss, EVSS0 and EVSS1 pins to separate ground lines.

**Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

## 1.4 Pin Identification


|                             |                                                  |                              |                                        |
|-----------------------------|--------------------------------------------------|------------------------------|----------------------------------------|
| ANI0 to ANI14,:             | Analog input                                     | RxD0 to RxD3:                | Receive data                           |
| ANI16 to ANI20              |                                                  | SCK00, SCK01, SCK10,:        | Serial clock input/output              |
| ANO0, ANO1:                 | Analog output                                    | SCK11, SCK20, SCK21,         |                                        |
| AVREFM:                     | A/D converter reference potential (– side) input | SCK30, SCK31                 |                                        |
| AVREFP:                     | A/D converter reference potential (+ side) input | SCLA0, SCLA1,:               | Serial clock input/output              |
| EVDD0, EVDD1:               | Power supply for port                            | SCL00, SCL01, SCL10, SCL11,: | Serial clock output                    |
| EVSS0, EVSS1:               | Ground for port                                  | SCL20, SCL21, SCL30,         |                                        |
| EXCLK:                      | External clock input (main system clock)         | SCL31                        |                                        |
| EXCLKS:                     | External clock input (subsystem clock)           | SDAA0, SDAA1, SDA00,:        | Serial data input/output               |
| INTP0 to INTP11:            | External interrupt input                         | SDA01, SDA10, SDA11,         |                                        |
| IVCMP0, IVCMP1:             | Comparator input                                 | SDA20, SDA21, SDA30,         |                                        |
| IVREF0, IVREF1:             | Comparator reference input                       | SDA31                        |                                        |
| KR0 to KR7:                 | Key return                                       | SI00, SI01, SI10, SI11,:     | Serial data input                      |
| P00 to P06:                 | Port 0                                           | SI20, SI21, SI30, SI31       |                                        |
| P10 to P17:                 | Port 1                                           | SO00, SO01, SO10,:           | Serial data output                     |
| P20 to P27:                 | Port 2                                           | SO11, SO20, SO21,            |                                        |
| P30, P31:                   | Port 3                                           | SO30, SO31                   |                                        |
| P40 to P47:                 | Port 4                                           | $\overline{\text{SSI00}}$ :  | Serial interface chip select input     |
| P50 to P57:                 | Port 5                                           | TI00 to TI03,:               | Timer input                            |
| P60 to P67:                 | Port 6                                           | TI10 to TI13                 |                                        |
| P70 to P77:                 | Port 7                                           | TO00 to TO03,:               | Timer output                           |
| P80 to P87:                 | Port 8                                           | TO10 to TO13, TRJ00          |                                        |
| P100 to P102:               | Port 10                                          | TOOL0:                       | Data input/output for tool             |
| P110, P111:                 | Port 11                                          | TOOLRxD, TOOLTxD:            | Data input/output for external device  |
| P120 to P124:               | Port 12                                          | TRDCLK, TRGCLKA,:            | Timer external input clock             |
| P130, P137:                 | Port 13                                          | TRGCLKB                      |                                        |
| P140 to P147:               | Port 14                                          | TRDIOA0, TRDIOB0,:           | Timer input/output                     |
| P150 to P156:               | Port 15                                          | TRDIOC0, TRDIOD0,            |                                        |
| PCLBUZ0, PCLBUZ1:           | Programmable clock output/buzzer output          | TRDIOA1, TRDIOB1,            |                                        |
| REGC:                       | Regulator capacitance                            | TRDIOC1, TRDIOD1,            |                                        |
| $\overline{\text{RESET}}$ : | Reset                                            | TRGIOA, TRGIOB, TRJIO0       |                                        |
| RTC1HZ:                     | Real-time clock correction clock (1 Hz) output   | TxD0 to TxD3:                | Transmit data                          |
|                             |                                                  | VCOUT0, VCOUT1:              | Comparator output                      |
|                             |                                                  | VDD:                         | Power supply                           |
|                             |                                                  | VSS:                         | Ground                                 |
|                             |                                                  | X1, X2:                      | Crystal oscillator (main system clock) |
|                             |                                                  | XT1, XT2:                    | Crystal oscillator (subsystem clock)   |

### 1.5.6 48-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

## 1.5.8 64-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

**Note**      The flash library uses RAM in self-programming and rewriting of the data flash memory.  
The target products and start address of the RAM areas used by the flash library are shown below.  
R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H  
For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

| Item                              |                      | 80-pin                                                                                                                                                                                                                                                                                                                                                                                                                               | 100-pin                |
|-----------------------------------|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|
|                                   |                      | R5F104Mx<br>(x = K, L)                                                                                                                                                                                                                                                                                                                                                                                                               | R5F104Px<br>(x = K, L) |
| Clock output/buzzer output        |                      | 2                                                                                                                                                                                                                                                                                                                                                                                                                                    | 2                      |
|                                   |                      | <ul style="list-style-type: none"> <li>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br/>(Main system clock: f<sub>MAIN</sub> = 20 MHz operation)</li> <li>• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz<br/>(Subsystem clock: f<sub>SUB</sub> = 32.768 kHz operation)</li> </ul>                                                                                          |                        |
| 8/10-bit resolution A/D converter |                      | 17 channels                                                                                                                                                                                                                                                                                                                                                                                                                          | 20 channels            |
| D/A converter                     |                      | 2 channels                                                                                                                                                                                                                                                                                                                                                                                                                           | 2 channels             |
| Comparator                        |                      | 2 channels                                                                                                                                                                                                                                                                                                                                                                                                                           | 2 channels             |
| Serial interface                  |                      | [80-pin, 100-pin products]<br><ul style="list-style-type: none"> <li>• CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>• CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>• CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>• CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> </ul> |                        |
|                                   | I <sup>2</sup> C bus | 2 channels                                                                                                                                                                                                                                                                                                                                                                                                                           | 2 channels             |
| Data transfer controller (DTC)    |                      | 39 sources                                                                                                                                                                                                                                                                                                                                                                                                                           | 39 sources             |
| Event link controller (ELC)       |                      | Event input: 26<br>Event trigger output: 9                                                                                                                                                                                                                                                                                                                                                                                           |                        |
| Vectored interrupt sources        | Internal             | 32                                                                                                                                                                                                                                                                                                                                                                                                                                   | 32                     |
|                                   | External             | 13                                                                                                                                                                                                                                                                                                                                                                                                                                   | 13                     |
| Key interrupt                     |                      | 8                                                                                                                                                                                                                                                                                                                                                                                                                                    | 8                      |
| Reset                             |                      | <ul style="list-style-type: none"> <li>• Reset by <math>\overline{\text{RESET}}</math> pin</li> <li>• Internal reset by watchdog timer</li> <li>• Internal reset by power-on-reset</li> <li>• Internal reset by voltage detector</li> <li>• Internal reset by illegal instruction execution <sup>Note</sup></li> <li>• Internal reset by RAM parity error</li> <li>• Internal reset by illegal-memory access</li> </ul>              |                        |
| Power-on-reset circuit            |                      | <ul style="list-style-type: none"> <li>• Power-on-reset: 1.51 ±0.04 V (T<sub>A</sub> = -40 to +85°C)<br/>1.51 ±0.06 V (T<sub>A</sub> = -40 to +105°C)</li> <li>• Power-down-reset: 1.50 ±0.04 V (T<sub>A</sub> = -40 to +85°C)<br/>1.50 ±0.06 V (T<sub>A</sub> = -40 to +105°C)</li> </ul>                                                                                                                                           |                        |
| Voltage detector                  |                      | 1.63 V to 4.06 V (14 stages)                                                                                                                                                                                                                                                                                                                                                                                                         |                        |
| On-chip debug function            |                      | Provided                                                                                                                                                                                                                                                                                                                                                                                                                             |                        |
| Power supply voltage              |                      | V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C)<br>V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)                                                                                                                                                                                                                                                                                                    |                        |
| Operating ambient temperature     |                      | T <sub>A</sub> = -40 to +85°C (A: Consumer applications, D: Industrial applications),<br>T <sub>A</sub> = -40 to +105°C (G: Industrial applications)                                                                                                                                                                                                                                                                                 |                        |

**Note** The illegal instruction is generated when instruction code FFH is executed.  
Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

- Note 1.** Total current flowing into V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, or V<sub>SS</sub>, EV<sub>SS0</sub>, and EV<sub>SS1</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2.** During HALT instruction execution by flash memory.
- Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4.** When high-speed system clock and subsystem clock are stopped.
- Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6.** Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
- |                             |                                                 |
|-----------------------------|-------------------------------------------------|
| HS (high-speed main) mode:  | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz |
|                             | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 16 MHz |
| LS (low-speed main) mode:   | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 8 MHz  |
| LV (low-voltage main) mode: | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 4 MHz  |
- Note 8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2.** f<sub>HOCO</sub>: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3.** f<sub>IH</sub>: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

- Note 1.** Total current flowing into V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, or V<sub>SS</sub>, EV<sub>SS0</sub>, and EV<sub>SS1</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2.** During HALT instruction execution by flash memory.
- Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4.** When high-speed system clock and subsystem clock are stopped.
- Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6.** Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
- |                             |                                                 |
|-----------------------------|-------------------------------------------------|
| HS (high-speed main) mode:  | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz |
|                             | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 16 MHz |
| LS (low-speed main) mode:   | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 8 MHz  |
| LV (low-voltage main) mode: | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V@1 MHz to 4 MHz  |
- Note 8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2.** f<sub>HOCO</sub>: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3.** f<sub>IH</sub>: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

| Items                                                                                                                                                                      | Symbol          | Conditions                                                                |                       | MIN.       | TYP. | MAX. | Unit |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|---------------------------------------------------------------------------|-----------------------|------------|------|------|------|
| Timer RD input high-level width, low-level width                                                                                                                           | tTDIH,<br>tTDIL | TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1,<br>TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 |                       | 3/fCLK     |      |      | ns   |
| Timer RD forced cutoff signal input low-level width                                                                                                                        | tTDSIL          | P130/INTP0                                                                | 2MHz < fCLK ≤ 32 MHz  | 1          |      |      | μs   |
|                                                                                                                                                                            |                 |                                                                           | fCLK ≤ 2 MHz          | 1/fCLK + 1 |      |      |      |
| Timer RG input high-level width, low-level width                                                                                                                           | tTGIH,<br>tTGIL | TRGIOA, TRGIOB                                                            |                       | 2.5/fCLK   |      |      | ns   |
| TO00 to TO03,<br>TO10 to TO13,<br>TRJIO0, TRJO0,<br>TRDIOA0, TRDIOA1,<br>TRDIOB0, TRDIOB1,<br>TRDIOC0, TRDIOC1,<br>TRDIOD0, TRDIOD1,<br>TRGIOA, TRGIOB<br>output frequency | fTO             | HS (high-speed main) mode                                                 | 4.0 V ≤ EVDD0 ≤ 5.5 V |            |      | 16   | MHz  |
|                                                                                                                                                                            |                 |                                                                           | 2.7 V ≤ EVDD0 < 4.0 V |            |      | 8    | MHz  |
|                                                                                                                                                                            |                 |                                                                           | 1.8 V ≤ EVDD0 < 2.7 V |            |      | 4    | MHz  |
|                                                                                                                                                                            |                 |                                                                           | 1.6 V ≤ EVDD0 < 1.8 V |            |      | 2    | MHz  |
|                                                                                                                                                                            |                 | LS (low-speed main) mode                                                  | 1.8 V ≤ EVDD0 ≤ 5.5 V |            |      | 4    | MHz  |
|                                                                                                                                                                            |                 |                                                                           | 1.6 V ≤ EVDD0 < 1.8 V |            |      | 2    | MHz  |
|                                                                                                                                                                            |                 | LV (low-voltage main) mode                                                | 1.6 V ≤ EVDD0 ≤ 5.5 V |            |      | 2    | MHz  |
|                                                                                                                                                                            |                 |                                                                           |                       |            |      |      |      |
| PCLBUZ0, PCLBUZ1 output frequency                                                                                                                                          | fPCL            | HS (high-speed main) mode                                                 | 4.0 V ≤ EVDD0 ≤ 5.5 V |            |      | 16   | MHz  |
|                                                                                                                                                                            |                 |                                                                           | 2.7 V ≤ EVDD0 < 4.0 V |            |      | 8    | MHz  |
|                                                                                                                                                                            |                 |                                                                           | 1.8 V ≤ EVDD0 < 2.7 V |            |      | 4    | MHz  |
|                                                                                                                                                                            |                 |                                                                           | 1.6 V ≤ EVDD0 < 1.8 V |            |      | 2    | MHz  |
|                                                                                                                                                                            |                 | LS (low-speed main) mode                                                  | 1.8 V ≤ EVDD0 ≤ 5.5 V |            |      | 4    | MHz  |
|                                                                                                                                                                            |                 |                                                                           | 1.6 V ≤ EVDD0 < 1.8 V |            |      | 2    | MHz  |
|                                                                                                                                                                            |                 | LV (low-voltage main) mode                                                | 1.8 V ≤ EVDD0 ≤ 5.5 V |            |      | 4    | MHz  |
|                                                                                                                                                                            |                 |                                                                           | 1.6 V ≤ EVDD0 < 1.8 V |            |      | 2    | MHz  |
| Interrupt input high-level width, low-level width                                                                                                                          | tINTH,<br>tINTL | INTP0                                                                     | 1.6 V ≤ VDD ≤ 5.5 V   | 1          |      |      | μs   |
|                                                                                                                                                                            |                 | INTP1 to INTP11                                                           | 1.6 V ≤ EVDD0 ≤ 5.5 V | 1          |      |      | μs   |
| Key interrupt input low-level width                                                                                                                                        | tKR             | KR0 to KR7                                                                | 1.8 V ≤ EVDD0 ≤ 5.5 V | 250        |      |      | ns   |
|                                                                                                                                                                            |                 |                                                                           | 1.6 V ≤ EVDD0 < 1.8 V | 1          |      |      | μs   |
| RESET low-level width                                                                                                                                                      | tRSL            |                                                                           |                       | 10         |      |      | μs   |

**(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)****(TA = -40 to +85°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)**

| Parameter                 | Symbol | Conditions                                                                       | HS (high-speed main) mode |             | LS (low-speed main) mode |            | LV (low-voltage main) mode |            | Unit |
|---------------------------|--------|----------------------------------------------------------------------------------|---------------------------|-------------|--------------------------|------------|----------------------------|------------|------|
|                           |        |                                                                                  | MIN.                      | MAX.        | MIN.                     | MAX.       | MIN.                       | MAX.       |      |
| SCLr clock frequency      | fSCL   | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         |                           | 1000 Note 1 |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         |                           | 1000 Note 1 |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 100 pF, Rb = 2.8 kΩ        |                           | 400 Note 1  |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 100 pF, Rb = 2.7 kΩ        |                           | 400 Note 1  |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 100 pF, Rb = 5.5 kΩ |                           | 300 Note 1  |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
| Hold time when SCLr = "L" | tLOW   | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 475                       |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 475                       |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 100 pF, Rb = 2.8 kΩ        | 1150                      |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 100 pF, Rb = 2.7 kΩ        | 1150                      |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 100 pF, Rb = 5.5 kΩ | 1550                      |             | 1550                     |            | 1550                       |            | ns   |
| Hold time when SCLr = "H" | tHIGH  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 245                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 200                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 100 pF, Rb = 2.8 kΩ        | 675                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 100 pF, Rb = 2.7 kΩ        | 600                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 100 pF, Rb = 5.5 kΩ | 610                       |             | 610                      |            | 610                        |            | ns   |

## 2.5.2 Serial interface IICA

### (1) I<sup>2</sup>C standard mode

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter                       | Symbol               | Conditions                                 |                       | HS (high-speed main) mode |      | LS (low-speed main) mode |      | LV (low-voltage main) mode |      | Unit |
|---------------------------------|----------------------|--------------------------------------------|-----------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                 |                      |                                            |                       | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCLA0 clock frequency           | f <sub>SCL</sub>     | Standard mode:<br>f <sub>CLK</sub> ≥ 1 MHz | 2.7 V ≤ EVDD0 ≤ 5.5 V | 0                         | 100  | 0                        | 100  | 0                          | 100  | kHz  |
|                                 |                      |                                            | 1.8 V ≤ EVDD0 ≤ 5.5 V | 0                         | 100  | 0                        | 100  | 0                          | 100  | kHz  |
|                                 |                      |                                            | 1.7 V ≤ EVDD0 ≤ 5.5 V | 0                         | 100  | 0                        | 100  | 0                          | 100  | kHz  |
|                                 |                      |                                            | 1.6 V ≤ EVDD0 ≤ 5.5 V | —                         |      | 0                        | 100  | 0                          | 100  | kHz  |
| Setup time of restart condition | t <sub>SU: STA</sub> | 2.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.8 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.6 V ≤ EVDD0 ≤ 5.5 V                      |                       | —                         |      | 4.7                      |      | 4.7                        |      | μs   |
| Hold time <sup>Note 1</sup>     | t <sub>HD: STA</sub> | 2.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.8 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.6 V ≤ EVDD0 ≤ 5.5 V                      |                       | —                         |      | 4.0                      |      | 4.0                        |      | μs   |
| Hold time when SCLA0 = "L"      | t <sub>LOW</sub>     | 2.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.8 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                 |                      | 1.6 V ≤ EVDD0 ≤ 5.5 V                      |                       | —                         |      | 4.7                      |      | 4.7                        |      | μs   |
| Hold time when SCLA0 = "H"      | t <sub>HIGH</sub>    | 2.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.8 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.7 V ≤ EVDD0 ≤ 5.5 V                      |                       | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                 |                      | 1.6 V ≤ EVDD0 ≤ 5.5 V                      |                       | —                         |      | 4.0                      |      | 4.0                        |      | μs   |

(Notes, Caution, and Remark are listed on the next page.)

**(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )**



| Parameter                | Symbol           | Conditions     |                                  |                                                                 |                  |                         | MIN. | TYP. | MAX. | Unit |
|--------------------------|------------------|----------------|----------------------------------|-----------------------------------------------------------------|------------------|-------------------------|------|------|------|------|
| Supply current<br>Note 1 | I <sub>DD1</sub> | Operating mode | HS (high-speed main) mode Note 5 | f <sub>HOCO</sub> = 64 MHz,<br>f <sub>IIH</sub> = 32 MHz Note 3 | Basic operation  | V <sub>DD</sub> = 5.0 V |      | 2.9  |      | mA   |
|                          |                  |                |                                  |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 2.9  |      |      |
|                          |                  |                |                                  | f <sub>HOCO</sub> = 32 MHz,<br>f <sub>IIH</sub> = 32 MHz Note 3 | Basic operation  | V <sub>DD</sub> = 5.0 V |      | 2.5  |      |      |
|                          |                  |                |                                  |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 2.5  |      |      |
|                          |                  |                | HS (high-speed main) mode Note 5 | f <sub>HOCO</sub> = 64 MHz,<br>f <sub>IIH</sub> = 32 MHz Note 3 | Normal operation | V <sub>DD</sub> = 5.0 V |      | 6.0  | 11.2 | mA   |
|                          |                  |                |                                  |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 6.0  | 11.2 |      |
|                          |                  |                |                                  | f <sub>HOCO</sub> = 32 MHz,<br>f <sub>IIH</sub> = 32 MHz Note 3 | Normal operation | V <sub>DD</sub> = 5.0 V |      | 5.5  | 10.6 |      |
|                          |                  |                |                                  |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 5.5  | 10.6 |      |
|                          |                  |                |                                  | f <sub>HOCO</sub> = 48 MHz,<br>f <sub>IIH</sub> = 24 MHz Note 3 | Normal operation | V <sub>DD</sub> = 5.0 V |      | 4.7  | 8.6  |      |
|                          |                  |                |                                  |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 4.7  | 8.6  |      |
|                          |                  |                |                                  | f <sub>HOCO</sub> = 24 MHz,<br>f <sub>IIH</sub> = 24 MHz Note 3 | Normal operation | V <sub>DD</sub> = 5.0 V |      | 4.4  | 8.2  |      |
|                          |                  |                |                                  |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 4.4  | 8.2  |      |
|                          |                  |                |                                  | f <sub>HOCO</sub> = 16 MHz,<br>f <sub>IIH</sub> = 16 MHz Note 3 | Normal operation | V <sub>DD</sub> = 5.0 V |      | 3.3  | 5.9  |      |
|                          |                  |                |                                  |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 3.3  | 5.9  |      |
|                          |                  |                | HS (high-speed main) mode Note 5 | f <sub>MX</sub> = 20 MHz Note 2,<br>V <sub>DD</sub> = 5.0 V     | Normal operation | Square wave input       |      | 3.7  | 6.8  | mA   |
|                          |                  |                |                                  |                                                                 |                  | Resonator connection    |      | 3.9  | 7.0  |      |
|                          |                  |                |                                  | f <sub>MX</sub> = 20 MHz Note 2,<br>V <sub>DD</sub> = 3.0 V     | Normal operation | Square wave input       |      | 3.7  | 6.8  |      |
|                          |                  |                |                                  |                                                                 |                  | Resonator connection    |      | 3.9  | 7.0  |      |
|                          |                  |                |                                  | f <sub>MX</sub> = 10 MHz Note 2,<br>V <sub>DD</sub> = 5.0 V     | Normal operation | Square wave input       |      | 2.3  | 4.1  |      |
|                          |                  |                |                                  |                                                                 |                  | Resonator connection    |      | 2.3  | 4.2  |      |
|                          |                  |                |                                  | f <sub>MX</sub> = 10 MHz Note 2,<br>V <sub>DD</sub> = 3.0 V     | Normal operation | Square wave input       |      | 2.3  | 4.1  |      |
|                          |                  |                |                                  |                                                                 |                  | Resonator connection    |      | 2.3  | 4.2  |      |
|                          |                  |                | Subsystem clock operation        | f <sub>SUB</sub> = 32.768 kHz Note 4<br>T <sub>A</sub> = -40°C  | Normal operation | Square wave input       |      | 5.2  | 7.7  | μA   |
|                          |                  |                |                                  |                                                                 |                  | Resonator connection    |      | 5.2  | 7.7  |      |
|                          |                  |                |                                  | f <sub>SUB</sub> = 32.768 kHz Note 4<br>T <sub>A</sub> = +25°C  | Normal operation | Square wave input       |      | 5.3  | 7.7  |      |
|                          |                  |                |                                  |                                                                 |                  | Resonator connection    |      | 5.3  | 7.7  |      |
|                          |                  |                |                                  | f <sub>SUB</sub> = 32.768 kHz Note 4<br>T <sub>A</sub> = +50°C  | Normal operation | Square wave input       |      | 5.5  | 10.6 |      |
|                          |                  |                |                                  |                                                                 |                  | Resonator connection    |      | 5.5  | 10.6 |      |
|                          |                  |                |                                  | f <sub>SUB</sub> = 32.768 kHz Note 4<br>T <sub>A</sub> = +70°C  | Normal operation | Square wave input       |      | 5.9  | 13.2 |      |
|                          |                  |                |                                  |                                                                 |                  | Resonator connection    |      | 6.0  | 13.2 |      |
|                          |                  |                |                                  | f <sub>SUB</sub> = 32.768 kHz Note 4<br>T <sub>A</sub> = +85°C  | Normal operation | Square wave input       |      | 6.8  | 17.5 |      |
|                          |                  |                |                                  |                                                                 |                  | Resonator connection    |      | 6.9  | 17.5 |      |
|                          |                  |                |                                  | f <sub>SUB</sub> = 32.768 kHz Note 4<br>T <sub>A</sub> = +105°C | Normal operation | Square wave input       |      | 15.5 | 77.8 |      |
|                          |                  |                |                                  |                                                                 |                  | Resonator connection    |      | 15.5 | 77.8 |      |

(Notes and Remarks are listed on the next page.)

**(4) Peripheral Functions (Common to all products)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )**

| Parameter                                      | Symbol                           | Conditions                                                        |                                                                                                                      | MIN. | TYP. | MAX.  | Unit          |
|------------------------------------------------|----------------------------------|-------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|------|------|-------|---------------|
| Low-speed on-chip oscillator operating current | $I_{\text{FIL}}$ Note 1          |                                                                   |                                                                                                                      |      | 0.20 |       | $\mu\text{A}$ |
| RTC operating current                          | $I_{\text{RTC}}$ Notes 1, 2, 3   |                                                                   |                                                                                                                      |      | 0.02 |       | $\mu\text{A}$ |
| 12-bit interval timer operating current        | $I_{\text{IT}}$ Notes 1, 2, 4    |                                                                   |                                                                                                                      |      | 0.02 |       | $\mu\text{A}$ |
| Watchdog timer operating current               | $I_{\text{WDT}}$ Notes 1, 2, 5   | $f_{\text{IL}} = 15\text{ kHz}$                                   |                                                                                                                      |      | 0.22 |       | $\mu\text{A}$ |
| A/D converter operating current                | $I_{\text{ADC}}$ Notes 1, 6      | When conversion at maximum speed                                  | Normal mode, $\text{AV}_{\text{REFP}} = \text{VDD} = 5.0\text{ V}$                                                   |      | 1.3  | 1.7   | $\text{mA}$   |
|                                                |                                  |                                                                   | Low voltage mode, $\text{AV}_{\text{REFP}} = \text{VDD} = 3.0\text{ V}$                                              |      | 0.5  | 0.7   | $\text{mA}$   |
| A/D converter reference voltage current        | $I_{\text{ADREF}}$ Note 1        |                                                                   |                                                                                                                      |      | 75.0 |       | $\mu\text{A}$ |
| Temperature sensor operating current           | $I_{\text{TMPS}}$ Note 1         |                                                                   |                                                                                                                      |      | 75.0 |       | $\mu\text{A}$ |
| D/A converter operating current                | $I_{\text{DAC}}$ Notes 1, 11, 13 | Per D/A converter channel                                         |                                                                                                                      |      |      | 1.5   | $\text{mA}$   |
| Comparator operating current                   | $I_{\text{CMP}}$ Notes 1, 12, 13 | $\text{VDD} = 5.0\text{ V}$ ,<br>Regulator output voltage = 2.1 V | Window mode                                                                                                          |      | 12.5 |       | $\mu\text{A}$ |
|                                                |                                  |                                                                   | Comparator high-speed mode                                                                                           |      | 6.5  |       | $\mu\text{A}$ |
|                                                |                                  |                                                                   | Comparator low-speed mode                                                                                            |      | 1.7  |       | $\mu\text{A}$ |
|                                                |                                  | $\text{VDD} = 5.0\text{ V}$ ,<br>Regulator output voltage = 1.8 V | Window mode                                                                                                          |      | 8.0  |       | $\mu\text{A}$ |
|                                                |                                  |                                                                   | Comparator high-speed mode                                                                                           |      | 4.0  |       | $\mu\text{A}$ |
|                                                |                                  |                                                                   | Comparator low-speed mode                                                                                            |      | 1.3  |       | $\mu\text{A}$ |
| LVD operating current                          | $I_{\text{LVD}}$ Notes 1, 7      |                                                                   |                                                                                                                      |      | 0.08 |       | $\mu\text{A}$ |
| Self-programming operating current             | $I_{\text{FSP}}$ Notes 1, 9      |                                                                   |                                                                                                                      |      | 2.50 | 12.20 | $\text{mA}$   |
| BGO operating current                          | $I_{\text{BGO}}$ Notes 1, 8      |                                                                   |                                                                                                                      |      | 2.50 | 12.20 | $\text{mA}$   |
| SNOOZE operating current                       | $I_{\text{SNOZ}}$ Note 1         | ADC operation                                                     | The mode is performed Note 10                                                                                        |      | 0.50 | 1.10  | $\text{mA}$   |
|                                                |                                  |                                                                   | The A/D conversion operations are performed, Low voltage mode, $\text{AV}_{\text{REFP}} = \text{VDD} = 3.0\text{ V}$ |      | 1.20 | 2.04  |               |
|                                                |                                  | CSI/UART operation                                                |                                                                                                                      |      | 0.70 | 1.54  |               |
|                                                |                                  | DTC operation                                                     |                                                                                                                      |      | 3.10 |       |               |

**Note 1.** Current flowing to  $\text{VDD}$ .**Note 2.** When high speed on-chip oscillator and high-speed system clock are stopped.**Note 3.** Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either  $I_{\text{DD1}}$  or  $I_{\text{DD2}}$ , and  $I_{\text{RTC}}$ , when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{\text{FIL}}$  should be added.  $I_{\text{DD2}}$  subsystem clock operation includes the operational current of the real-time clock.**Note 4.** Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either  $I_{\text{DD1}}$  or  $I_{\text{DD2}}$ , and  $I_{\text{IT}}$ , when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{\text{FIL}}$  should be added.

**UART mode connection diagram (during communication at different potential)****UART mode bit width (during communication at different potential) (reference)**

**Remark 1.**  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  
 $C_b[\text{F}]$ : Communication line (TxDq) load capacitance,  $V_b[\text{V}]$ : Communication line voltage

**Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

**Remark 3.**  $f_{\text{MCK}}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
 m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

### 3.6.4 Comparator

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )

| Parameter                                 | Symbol | Conditions                                                                   | MIN. | TYP.              | MAX.                 | Unit          |
|-------------------------------------------|--------|------------------------------------------------------------------------------|------|-------------------|----------------------|---------------|
| Input voltage range                       | Ivref  |                                                                              | 0    |                   | $\text{EVDD0} - 1.4$ | V             |
|                                           | Ivcmp  |                                                                              | -0.3 |                   | $\text{EVDD0} + 0.3$ | V             |
| Output delay                              | td     | $\text{VDD} = 3.0\text{ V}$<br>Input slew rate $> 50\text{ mV}/\mu\text{s}$  |      |                   | 1.2                  | $\mu\text{s}$ |
|                                           |        | Comparator high-speed mode,<br>standard mode                                 |      |                   |                      |               |
|                                           |        | Comparator high-speed mode,<br>window mode                                   |      |                   | 2.0                  | $\mu\text{s}$ |
|                                           |        | Comparator low-speed mode,<br>standard mode                                  |      | 3.0               | 5.0                  | $\mu\text{s}$ |
| High-electric-potential reference voltage | VTW+   | Comparator high-speed mode, window mode                                      |      | $0.76\text{ VDD}$ |                      | V             |
| Low-electric-potential reference voltage  | VTW-   | Comparator high-speed mode, window mode                                      |      | $0.24\text{ VDD}$ |                      | V             |
| Operation stabilization wait time         | tcMP   |                                                                              | 100  |                   |                      | $\mu\text{s}$ |
| Internal reference voltage<br>Note        | VBGR   | $2.4\text{ V} \leq \text{VDD} \leq 5.5\text{ V}$ , HS (high-speed main) mode | 1.38 | 1.45              | 1.50                 | V             |

**Note** Not usable in sub-clock operation or STOP mode.


### 3.6.5 POR circuit characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $\text{VSS} = 0\text{ V}$ )

| Parameter                     | Symbol | Conditions                                       | MIN. | TYP. | MAX. | Unit          |
|-------------------------------|--------|--------------------------------------------------|------|------|------|---------------|
| Power on/down reset threshold | VPOR   | Voltage threshold on $\text{VDD}$ rising         | 1.45 | 1.51 | 1.57 | V             |
|                               | VPDR   | Voltage threshold on $\text{VDD}$ falling Note 1 | 1.44 | 1.50 | 1.56 | V             |
| Minimum pulse width Note 2    | TPW    |                                                  | 300  |      |      | $\mu\text{s}$ |

**Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.

**Note 2.** Minimum time required for a POR reset when  $\text{VDD}$  exceeds below  $\text{VPDR}$ . This is also the minimum time required for a POR reset from when  $\text{VDD}$  exceeds below  $0.7\text{ V}$  to when  $\text{VDD}$  exceeds  $\text{VPOR}$  while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).




### 3.7 RAM Data Retention Characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{SS} = 0\text{V}$ )

| Parameter                     | Symbol     | Conditions | MIN.      | TYP. | MAX. | Unit |
|-------------------------------|------------|------------|-----------|------|------|------|
| Data retention supply voltage | $V_{DDDR}$ |            | 1.44 Note |      | 5.5  | V    |

**Note** The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



### 3.8 Flash Memory Programming Characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter                                      | Symbol            | Conditions                                               | MIN.    | TYP.      | MAX. | Unit  |
|------------------------------------------------|-------------------|----------------------------------------------------------|---------|-----------|------|-------|
| System clock frequency                         | fCLK              | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$             | 1       |           | 32   | MHz   |
| Number of code flash rewrites<br>Notes 1, 2, 3 | C <sub>erwr</sub> | Retained for 20 years<br>$T_A = 85^\circ\text{C}$ Note 4 | 1,000   |           |      | Times |
| Number of data flash rewrites<br>Notes 1, 2, 3 |                   | Retained for 1 year<br>$T_A = 25^\circ\text{C}$          |         | 1,000,000 |      |       |
|                                                |                   | Retained for 5 years<br>$T_A = 85^\circ\text{C}$ Note 4  | 100,000 |           |      |       |
|                                                |                   | Retained for 20 years<br>$T_A = 85^\circ\text{C}$ Note 4 | 10,000  |           |      |       |

**Note 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

**Note 2.** When using flash memory programmer and Renesas Electronics self-programming library

**Note 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

**Note 4.** This temperature is the average value at which data are retained.

### 3.9 Dedicated Flash Memory Programmer Communication (UART)



( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

| Parameter     | Symbol | Conditions                | MIN.    | TYP. | MAX.      | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate |        | During serial programming | 115,200 |      | 1,000,000 | bps  |

### 4.3 36-pin products

R5F104CAALA, R5F104CCALA, R5F104CDALA, R5F104CEALA, R5F104CFALA, R5F104CGALA  
R5F104CAGLA, R5F104CCGLA, R5F104CDGLA, R5F104CEGLA, R5F104CFGLA, R5F104CGGLA


| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-WFLGA36-4x4-0.50 | PWLG0036KA-A | P36FC-50-AA4-2 | 0.023           |



© 2012 Renesas Electronics Corporation. All rights reserved.

R5F104LCALA, R5F104LDALA, R5F104LEALA, R5F104LFALA, R5F104LGALA, R5F104LHALA, R5F104LJALA  
 R5F104LKALA, R5F104LLALA  
 R5F104LCGLA, R5F104LDGLA, R5F104LEGLA, R5F104LFGLA, R5F104LGGLA, R5F104LHGLA, R5F104LJGLA  
 R5F104LKGLA, R5F104LLGLA


### 64-PIN PLASTIC FLGA (5x5)



© 2011 Renesas Electronics Corporation. All rights reserved.

R5F104PFAFA, R5F104PGAFA, R5F104PHAFA, R5F104PJFAFA  
 R5F104PFDFA, R5F104PGDFA, R5F104PHDFA, R5F104PJDFA  
 R5F104PFGFA, R5F104PGGFA, R5F104PHGFA, R5F104PJGFA  
 R5F104PKAFA, R5F104PLAFA  
 R5F104PKGFA, R5F104PLGFA

| JEITA Package Code   | RENESAS Code | Previous Code   | MASS (TYP.) [g] |
|----------------------|--------------|-----------------|-----------------|
| P-LQFP100-14x20-0.65 | PLQP0100JC-A | P100GF-65-GBN-1 | 0.92            |



© 2012 Renesas Electronics Corporation. All rights reserved.