



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                      |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 38                                                                                                                                                                            |
| Program Memory Size        | 192KB (192K x 8)                                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 8K x 8                                                                                                                                                                        |
| RAM Size                   | 20K x 8                                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 12x8/10b; D/A 2x8b                                                                                                                                                        |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 52-LQFP                                                                                                                                                                       |
| Supplier Device Package    | 52-LQFP (10x10)                                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104jhdaf-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104jhdaf-v0</a> |

## 1.3 Pin Configuration (Top View)

### 1.3.1 30-pin products

- 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



**Note** Mounted on the 96 KB or more code flash memory products.


**Caution** Connect the REGC pin to V<sub>SS</sub> pin via a capacitor (0.47 to 1  $\mu$ F).

**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.3.8 64-pin products

- 64-pin plastic LQFP (14 × 14 mm, 0.8 mm pitch)
- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



**Note 1.** Mounted on the 96 KB or more code flash memory products.

**Note 2.** Mounted on the 384 KB or more code flash memory products.

**Caution 1.** Make EVss0 pin the same potential as Vss pin.

**Caution 2.** Make VDD pin the potential that is higher than EVDD0 pin.


**Caution 3.** Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μF).

**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.


**Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

## 1.5.2 32-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

## 1.5.8 64-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

## Absolute Maximum Ratings

(2/2)

| Parameter                     | Symbols | Conditions                       |                                                                                                                                                  | Ratings     | Unit |
|-------------------------------|---------|----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|-------------|------|
| Output current, high          | IOH1    | Per pin                          | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | -40         | mA   |
|                               |         | Total of all pins<br>-170 mA     | P00 to P04, P40 to P47, P102, P120, P130, P140 to P145                                                                                           | -70         | mA   |
|                               |         |                                  | P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147                               | -100        | mA   |
|                               | IOH2    | Per pin                          | P20 to P27, P150 to P156                                                                                                                         | -0.5        | mA   |
|                               |         | Total of all pins                |                                                                                                                                                  | -2          | mA   |
| Output current, low           | IOL1    | Per pin                          | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | 40          | mA   |
|                               |         | Total of all pins<br>170 mA      | P00 to P04, P40 to P47, P102, P120, P130, P140 to P145                                                                                           | 70          | mA   |
|                               |         |                                  | P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147                               | 100         | mA   |
|                               | IOL2    | Per pin                          | P20 to P27, P150 to P156                                                                                                                         | 1           | mA   |
|                               |         | Total of all pins                |                                                                                                                                                  | 5           | mA   |
| Operating ambient temperature | TA      | In normal operation mode         |                                                                                                                                                  | -40 to +85  | °C   |
|                               |         | In flash memory programming mode |                                                                                                                                                  |             |      |
| Storage temperature           | Tstg    |                                  |                                                                                                                                                  | -65 to +150 | °C   |

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

| Items                      | Symbol | Conditions                                                                                                                                                                  | MIN.                  | TYP. | MAX.           | Unit |
|----------------------------|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|------|----------------|------|
| Output current, low Note 1 | IOL1   | Per pin for P00 to P06,<br>P10 to P17, P30, P31,<br>P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77,<br>P80 to P87, P100 to P102, P110,<br>P111, P120, P130, P140 to P147 |                       |      | 20.0<br>Note 2 | mA   |
|                            |        | Per pin for P60 to P63                                                                                                                                                      |                       |      | 15.0<br>Note 2 | mA   |
|                            |        | Total of P00 to P04, P40 to P47,<br>P102, P120, P130, P140 to P145<br>(When duty ≤ 70% Note 3)                                                                              | 4.0 V ≤ EVDD0 ≤ 5.5 V |      | 70.0           | mA   |
|                            |        |                                                                                                                                                                             | 2.7 V ≤ EVDD0 < 4.0 V |      | 15.0           | mA   |
|                            |        |                                                                                                                                                                             | 1.8 V ≤ EVDD0 < 2.7 V |      | 9.0            | mA   |
|                            |        |                                                                                                                                                                             | 1.6 V ≤ EVDD0 < 1.8 V |      | 4.5            | mA   |
|                            |        | Total of P05, P06, P10 to P17,<br>P30, P31, P50 to P57,<br>P60 to P67, P70 to P77,<br>P80 to P87, P100, P101, P110,<br>P111, P146, P147<br>(When duty ≤ 70% Note 3)         | 4.0 V ≤ EVDD0 ≤ 5.5 V |      | 80.0           | mA   |
|                            |        |                                                                                                                                                                             | 2.7 V ≤ EVDD0 < 4.0 V |      | 35.0           | mA   |
|                            |        |                                                                                                                                                                             | 1.8 V ≤ EVDD0 < 2.7 V |      | 20.0           | mA   |
|                            |        |                                                                                                                                                                             | 1.6 V ≤ EVDD0 < 1.8 V |      | 10.0           | mA   |
|                            |        | Total of all pins<br>(When duty ≤ 70% Note 3)                                                                                                                               |                       |      | 150.0          | mA   |
|                            | IOL2   | Per pin for P20 to P27,<br>P150 to P156                                                                                                                                     |                       |      | 0.4<br>Note 2  | mA   |
|                            |        | Total of all pins<br>(When duty ≤ 70% Note 3)                                                                                                                               | 1.6 V ≤ VDD ≤ 5.5 V   |      | 5.0            | mA   |

**Note 1.** Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVSS0, EVSS1, and VSS pins.

**Note 2.** Do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOL × 0.7)/(n × 0.01)

<Example> Where n = 80% and IOL = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter                | Symbol           | Conditions     |                                   |                                                                 |                  |                         | MIN. | TYP. | MAX. | Unit |
|--------------------------|------------------|----------------|-----------------------------------|-----------------------------------------------------------------|------------------|-------------------------|------|------|------|------|
| Supply current<br>Note 1 | I <sub>DD1</sub> | Operating mode | HS (high-speed main) mode Note 5  | f <sub>HOCO</sub> = 64 MHz,<br>f <sub>IIH</sub> = 32 MHz Note 3 | Basic operation  | V <sub>DD</sub> = 5.0 V |      | 2.6  |      | mA   |
|                          |                  |                |                                   |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 2.6  |      |      |
|                          |                  |                |                                   | f <sub>HOCO</sub> = 32 MHz,<br>f <sub>IIH</sub> = 32 MHz Note 3 | Basic operation  | V <sub>DD</sub> = 5.0 V |      | 2.3  |      |      |
|                          |                  |                |                                   |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 2.3  |      |      |
|                          |                  |                | HS (high-speed main) mode Note 5  | f <sub>HOCO</sub> = 64 MHz,<br>f <sub>IIH</sub> = 32 MHz Note 3 | Normal operation | V <sub>DD</sub> = 5.0 V |      | 5.4  | 10.2 | mA   |
|                          |                  |                |                                   |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 5.4  | 10.2 |      |
|                          |                  |                |                                   | f <sub>HOCO</sub> = 32 MHz,<br>f <sub>IIH</sub> = 32 MHz Note 3 | Normal operation | V <sub>DD</sub> = 5.0 V |      | 5.0  | 9.6  |      |
|                          |                  |                |                                   |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 5.0  | 9.6  |      |
|                          |                  |                |                                   | f <sub>HOCO</sub> = 48 MHz,<br>f <sub>IIH</sub> = 24 MHz Note 3 | Normal operation | V <sub>DD</sub> = 5.0 V |      | 4.2  | 7.8  |      |
|                          |                  |                |                                   |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 4.2  | 7.8  |      |
|                          |                  |                |                                   | f <sub>HOCO</sub> = 24 MHz,<br>f <sub>IIH</sub> = 24 MHz Note 3 | Normal operation | V <sub>DD</sub> = 5.0 V |      | 4.0  | 7.4  |      |
|                          |                  |                |                                   |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 4.0  | 7.4  |      |
|                          |                  |                |                                   | f <sub>HOCO</sub> = 16 MHz,<br>f <sub>IIH</sub> = 16 MHz Note 3 | Normal operation | V <sub>DD</sub> = 5.0 V |      | 3.0  | 5.3  |      |
|                          |                  |                |                                   |                                                                 |                  | V <sub>DD</sub> = 3.0 V |      | 3.0  | 5.3  |      |
|                          |                  |                | LS (low-speed main) mode Note 5   | f <sub>HOCO</sub> = 8 MHz,<br>f <sub>IIH</sub> = 8 MHz Note 3   | Normal operation | V <sub>DD</sub> = 3.0 V |      | 1.4  | 2.3  | mA   |
|                          |                  |                |                                   |                                                                 |                  | V <sub>DD</sub> = 2.0 V |      | 1.4  | 2.3  |      |
|                          |                  |                | LV (low-voltage main) mode Note 5 | f <sub>HOCO</sub> = 4 MHz,<br>f <sub>IIH</sub> = 4 MHz Note 3   | Normal operation | V <sub>DD</sub> = 3.0 V |      | 1.3  | 1.9  | mA   |
|                          |                  |                |                                   |                                                                 |                  | V <sub>DD</sub> = 2.0 V |      | 1.3  | 1.9  |      |
|                          |                  |                | HS (high-speed main) mode Note 5  | f <sub>MX</sub> = 20 MHz Note 2,<br>V <sub>DD</sub> = 5.0 V     | Normal operation | Square wave input       |      | 3.4  | 6.2  | mA   |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 3.6  | 6.4  |      |
|                          |                  |                |                                   | f <sub>MX</sub> = 20 MHz Note 2,<br>V <sub>DD</sub> = 3.0 V     | Normal operation | Square wave input       |      | 3.4  | 6.2  |      |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 3.6  | 6.4  |      |
|                          |                  |                |                                   | f <sub>MX</sub> = 10 MHz Note 2,<br>V <sub>DD</sub> = 5.0 V     | Normal operation | Square wave input       |      | 2.1  | 3.6  |      |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 2.2  | 3.7  |      |
|                          |                  |                |                                   | f <sub>MX</sub> = 10 MHz Note 2,<br>V <sub>DD</sub> = 3.0 V     | Normal operation | Square wave input       |      | 2.1  | 3.6  |      |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 2.2  | 3.7  |      |
|                          |                  |                | LS (low-speed main) mode Note 5   | f <sub>MX</sub> = 8 MHz Note 2,<br>V <sub>DD</sub> = 3.0 V      | Normal operation | Square wave input       |      | 1.2  | 2.2  | mA   |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 1.2  | 2.3  |      |
|                          |                  |                |                                   | f <sub>MX</sub> = 8 MHz Note 2,<br>V <sub>DD</sub> = 2.0 V      | Normal operation | Square wave input       |      | 1.2  | 2.2  |      |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 1.2  | 2.3  |      |
|                          |                  |                | Subsystem clock operation         | f <sub>SUB</sub> = 32.768 kHz Note 4<br>TA = -40°C              | Normal operation | Square wave input       |      | 4.9  | 7.1  | μA   |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 4.9  | 7.1  |      |
|                          |                  |                |                                   | f <sub>SUB</sub> = 32.768 kHz Note 4<br>TA = +25°C              | Normal operation | Square wave input       |      | 4.9  | 7.1  |      |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 4.9  | 7.1  |      |
|                          |                  |                |                                   | f <sub>SUB</sub> = 32.768 kHz Note 4<br>TA = +50°C              | Normal operation | Square wave input       |      | 5.1  | 8.8  |      |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 5.1  | 8.8  |      |
|                          |                  |                |                                   | f <sub>SUB</sub> = 32.768 kHz Note 4<br>TA = +70°C              | Normal operation | Square wave input       |      | 5.5  | 10.5 |      |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 5.5  | 10.5 |      |
|                          |                  |                |                                   | f <sub>SUB</sub> = 32.768 kHz Note 4<br>TA = +85°C              | Normal operation | Square wave input       |      | 6.5  | 14.5 |      |
|                          |                  |                |                                   |                                                                 |                  | Resonator connection    |      | 6.5  | 14.5 |      |

(Notes and Remarks are listed on the next page.)



## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

| Parameter                | Symbol              | Conditions          |                                       |                                            |                                        | MIN.                                  | TYP.                 | MAX. | Unit |      |     |    |
|--------------------------|---------------------|---------------------|---------------------------------------|--------------------------------------------|----------------------------------------|---------------------------------------|----------------------|------|------|------|-----|----|
| Supply current<br>Note 1 | IDD2<br>Note 2      | HALT mode<br>Note 7 | HS (high-speed main) mode<br>Note 7   | fHOCO = 64 MHz,<br>fIH = 32 MHz<br>Note 4  | VDD = 5.0 V                            |                                       | 0.79                 | 3.32 | mA   |      |     |    |
|                          |                     |                     |                                       |                                            | VDD = 3.0 V                            |                                       | 0.79                 | 3.32 |      |      |     |    |
|                          |                     |                     |                                       | fHOCO = 32 MHz,<br>fIH = 32 MHz<br>Note 4  | VDD = 5.0 V                            |                                       | 0.49                 | 2.63 |      |      |     |    |
|                          |                     |                     |                                       |                                            | VDD = 3.0 V                            |                                       | 0.49                 | 2.63 |      |      |     |    |
|                          |                     |                     |                                       | fHOCO = 48 MHz,<br>fIH = 24 MHz<br>Note 4  | VDD = 5.0 V                            |                                       | 0.62                 | 2.57 |      |      |     |    |
|                          |                     |                     |                                       |                                            | VDD = 3.0 V                            |                                       | 0.62                 | 2.57 |      |      |     |    |
|                          |                     |                     |                                       | fHOCO = 24 MHz,<br>fIH = 24 MHz<br>Note 4  | VDD = 5.0 V                            |                                       | 0.4                  | 2.00 |      |      |     |    |
|                          |                     |                     |                                       |                                            | VDD = 3.0 V                            |                                       | 0.4                  | 2.00 |      |      |     |    |
|                          |                     |                     |                                       | fHOCO = 16 MHz,<br>fIH = 16 MHz<br>Note 4  | VDD = 5.0 V                            |                                       | 0.38                 | 1.49 |      |      |     |    |
|                          |                     |                     |                                       |                                            | VDD = 3.0 V                            |                                       | 0.38                 | 1.49 |      |      |     |    |
|                          |                     |                     | LS (low-speed main) mode<br>Note 7    | fHOCO = 8 MHz,<br>fIH = 8 MHz<br>Note 4    | VDD = 3.0 V                            |                                       | 250                  | 800  | μA   |      |     |    |
|                          |                     |                     |                                       |                                            | VDD = 2.0 V                            |                                       | 250                  | 800  |      |      |     |    |
|                          |                     |                     | LV (low-voltage main) mode<br>Note 7  | fHOCO = 4 MHz,<br>fIH = 4 MHz<br>Note 4    | VDD = 3.0 V                            |                                       | 420                  | 755  | μA   |      |     |    |
|                          |                     |                     |                                       |                                            | VDD = 2.0 V                            |                                       | 420                  | 755  |      |      |     |    |
|                          |                     |                     | HS (high-speed main) mode<br>Note 7   | fMX = 20 MHz<br>Note 3,<br>VDD = 5.0 V     | Square wave input                      |                                       | 0.30                 | 1.63 | mA   |      |     |    |
|                          |                     |                     |                                       |                                            |                                        | Resonator connection                  |                      | 0.40 |      | 1.85 |     |    |
|                          |                     |                     |                                       |                                            | fMX = 20 MHz<br>Note 3,<br>VDD = 3.0 V | Square wave input                     |                      | 0.30 |      | 1.63 |     |    |
|                          |                     |                     |                                       |                                            |                                        | Resonator connection                  |                      | 0.40 |      | 1.85 |     |    |
|                          |                     |                     |                                       |                                            | fMX = 10 MHz<br>Note 3,<br>VDD = 5.0 V | Square wave input                     |                      | 0.20 |      | 0.89 |     |    |
|                          |                     |                     |                                       |                                            |                                        | Resonator connection                  |                      | 0.25 |      | 0.97 |     |    |
|                          |                     |                     |                                       |                                            | fMX = 10 MHz<br>Note 3,<br>VDD = 3.0 V | Square wave input                     |                      | 0.20 |      | 0.89 |     |    |
|                          |                     |                     |                                       |                                            |                                        | Resonator connection                  |                      | 0.25 |      | 0.97 |     |    |
|                          |                     |                     |                                       |                                            | LS (low-speed main) mode<br>Note 7     | fMX = 8 MHz<br>Note 3,<br>VDD = 3.0 V | Square wave input    |      |      | 110  | 580 | μA |
|                          |                     |                     |                                       |                                            |                                        |                                       | Resonator connection |      |      | 140  | 630 |    |
|                          |                     |                     | fMX = 8 MHz<br>Note 3,<br>VDD = 2.0 V | Square wave input                          |                                        |                                       | 110                  | 580  |      |      |     |    |
|                          |                     |                     |                                       | Resonator connection                       |                                        |                                       | 140                  | 630  |      |      |     |    |
|                          |                     |                     | Subsystem clock operation             | fSUB = 32.768 kHz<br>Note 5,<br>TA = -40°C | Square wave input                      |                                       | 0.28                 | 0.66 | μA   |      |     |    |
|                          |                     |                     |                                       |                                            | Resonator connection                   |                                       | 0.47                 | 0.85 |      |      |     |    |
|                          |                     |                     |                                       | fSUB = 32.768 kHz<br>Note 5,<br>TA = +25°C | Square wave input                      |                                       | 0.34                 | 0.66 |      |      |     |    |
|                          |                     |                     |                                       |                                            | Resonator connection                   |                                       | 0.53                 | 0.85 |      |      |     |    |
|                          |                     |                     |                                       | fSUB = 32.768 kHz<br>Note 5,<br>TA = +50°C | Square wave input                      |                                       | 0.37                 | 2.35 |      |      |     |    |
|                          |                     |                     |                                       |                                            | Resonator connection                   |                                       | 0.56                 | 2.54 |      |      |     |    |
|                          |                     |                     |                                       | fSUB = 32.768 kHz<br>Note 5,<br>TA = +70°C | Square wave input                      |                                       | 0.61                 | 4.08 |      |      |     |    |
|                          |                     |                     |                                       |                                            | Resonator connection                   |                                       | 0.80                 | 4.27 |      |      |     |    |
|                          |                     |                     |                                       | fSUB = 32.768 kHz<br>Note 5,<br>TA = +85°C | Square wave input                      |                                       | 1.55                 | 8.09 |      |      |     |    |
|                          |                     |                     |                                       |                                            | Resonator connection                   |                                       | 1.74                 | 8.28 |      |      |     |    |
| IDD3<br>Note 6           | STOP mode<br>Note 8 | TA = -40°C          |                                       |                                            |                                        |                                       | 0.19                 | 0.57 | μA   |      |     |    |
|                          |                     | TA = +25°C          |                                       |                                            |                                        |                                       | 0.25                 | 0.57 |      |      |     |    |
|                          |                     | TA = +50°C          |                                       |                                            |                                        |                                       | 0.33                 | 2.26 |      |      |     |    |
|                          |                     | TA = +70°C          |                                       |                                            |                                        |                                       | 0.52                 | 3.99 |      |      |     |    |
|                          |                     | TA = +85°C          |                                       |                                            |                                        |                                       | 1.46                 | 8.00 |      |      |     |    |
|                          |                     |                     |                                       |                                            |                                        |                                       |                      |      |      |      |     |    |

(Notes and Remarks are listed on the next page.)

**UART mode connection diagram (during communication at different potential)****UART mode bit width (during communication at different potential) (reference)**

**Remark 1.** R<sub>b</sub>[Ω]: Communication line (TxDq) pull-up resistance,

C<sub>b</sub>[F]: Communication line (TxDq) load capacitance, V<sub>b</sub>[V]: Communication line voltage

**Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

**Remark 3.** f<sub>MCK</sub>: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

**(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)****(TA = -40 to +85°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)**

| Parameter                 | Symbol | Conditions                                                                       | HS (high-speed main) mode |             | LS (low-speed main) mode |            | LV (low-voltage main) mode |            | Unit |
|---------------------------|--------|----------------------------------------------------------------------------------|---------------------------|-------------|--------------------------|------------|----------------------------|------------|------|
|                           |        |                                                                                  | MIN.                      | MAX.        | MIN.                     | MAX.       | MIN.                       | MAX.       |      |
| SCLr clock frequency      | fSCL   | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         |                           | 1000 Note 1 |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         |                           | 1000 Note 1 |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 100 pF, Rb = 2.8 kΩ        |                           | 400 Note 1  |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 100 pF, Rb = 2.7 kΩ        |                           | 400 Note 1  |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
|                           |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 100 pF, Rb = 5.5 kΩ |                           | 300 Note 1  |                          | 300 Note 1 |                            | 300 Note 1 | kHz  |
| Hold time when SCLr = "L" | tLOW   | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 475                       |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 475                       |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 100 pF, Rb = 2.8 kΩ        | 1150                      |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 100 pF, Rb = 2.7 kΩ        | 1150                      |             | 1550                     |            | 1550                       |            | ns   |
|                           |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 100 pF, Rb = 5.5 kΩ | 1550                      |             | 1550                     |            | 1550                       |            | ns   |
| Hold time when SCLr = "H" | tHIGH  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 245                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 50 pF, Rb = 2.7 kΩ         | 200                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ Vb ≤ 4.0 V,<br>Cb = 100 pF, Rb = 2.8 kΩ        | 675                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ Vb ≤ 2.7 V,<br>Cb = 100 pF, Rb = 2.7 kΩ        | 600                       |             | 610                      |            | 610                        |            | ns   |
|                           |        | 1.8 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ Vb ≤ 2.0 V Note 2,<br>Cb = 100 pF, Rb = 5.5 kΩ | 610                       |             | 610                      |            | 610                        |            | ns   |

**(1) I<sup>2</sup>C standard mode****(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)****(2/2)**

| Parameter                               | Symbol   | Conditions            | HS (high-speed main) mode |      | LS (low-speed main) mode |      | LV (low-voltage main) mode |      | Unit |
|-----------------------------------------|----------|-----------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                         |          |                       | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| Data setup time (reception)             | tsu: DAT | 2.7 V ≤ EVDD0 ≤ 5.5 V | 250                       |      | 250                      |      | 250                        |      | ns   |
|                                         |          | 1.8 V ≤ EVDD0 ≤ 5.5 V | 250                       |      | 250                      |      | 250                        |      | ns   |
|                                         |          | 1.7 V ≤ EVDD0 ≤ 5.5 V | 250                       |      | 250                      |      | 250                        |      | ns   |
|                                         |          | 1.6 V ≤ EVDD0 ≤ 5.5 V | —                         |      | 250                      |      | 250                        |      | ns   |
| Data hold time (transmission)<br>Note 2 | tHD: DAT | 2.7 V ≤ EVDD0 ≤ 5.5 V | 0                         | 3.45 | 0                        | 3.45 | 0                          | 3.45 | μs   |
|                                         |          | 1.8 V ≤ EVDD0 ≤ 5.5 V | 0                         | 3.45 | 0                        | 3.45 | 0                          | 3.45 | μs   |
|                                         |          | 1.7 V ≤ EVDD0 ≤ 5.5 V | 0                         | 3.45 | 0                        | 3.45 | 0                          | 3.45 | μs   |
|                                         |          | 1.6 V ≤ EVDD0 ≤ 5.5 V | —                         |      | 0                        | 3.45 | 0                          | 3.45 | μs   |
| Setup time of stop condition            | tsu: STO | 2.7 V ≤ EVDD0 ≤ 5.5 V | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                         |          | 1.8 V ≤ EVDD0 ≤ 5.5 V | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                         |          | 1.7 V ≤ EVDD0 ≤ 5.5 V | 4.0                       |      | 4.0                      |      | 4.0                        |      | μs   |
|                                         |          | 1.6 V ≤ EVDD0 ≤ 5.5 V | —                         |      | 4.0                      |      | 4.0                        |      | μs   |
| Bus-free time                           | tBUF     | 2.7 V ≤ EVDD0 ≤ 5.5 V | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                         |          | 1.8 V ≤ EVDD0 ≤ 5.5 V | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                         |          | 1.7 V ≤ EVDD0 ≤ 5.5 V | 4.7                       |      | 4.7                      |      | 4.7                        |      | μs   |
|                                         |          | 1.6 V ≤ EVDD0 ≤ 5.5 V | —                         |      | 4.7                      |      | 4.7                        |      | μs   |

**Note 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

**Note 2.** The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩ

## 2.6.6 LVD circuit characteristics

### (1) Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR ≤ VDD ≤ 5.5 V, VSS = 0 V)

| Parameter                   |                      | Symbol | Conditions   | MIN. | TYP. | MAX. | Unit |
|-----------------------------|----------------------|--------|--------------|------|------|------|------|
| Voltage detection threshold | Supply voltage level | VLVD0  | Rising edge  | 3.98 | 4.06 | 4.14 | V    |
|                             |                      |        | Falling edge | 3.90 | 3.98 | 4.06 | V    |
|                             |                      | VLVD1  | Rising edge  | 3.68 | 3.75 | 3.82 | V    |
|                             |                      |        | Falling edge | 3.60 | 3.67 | 3.74 | V    |
|                             |                      | VLVD2  | Rising edge  | 3.07 | 3.13 | 3.19 | V    |
|                             |                      |        | Falling edge | 3.00 | 3.06 | 3.12 | V    |
|                             |                      | VLVD3  | Rising edge  | 2.96 | 3.02 | 3.08 | V    |
|                             |                      |        | Falling edge | 2.90 | 2.96 | 3.02 | V    |
|                             |                      | VLVD4  | Rising edge  | 2.86 | 2.92 | 2.97 | V    |
|                             |                      |        | Falling edge | 2.80 | 2.86 | 2.91 | V    |
|                             |                      | VLVD5  | Rising edge  | 2.76 | 2.81 | 2.87 | V    |
|                             |                      |        | Falling edge | 2.70 | 2.75 | 2.81 | V    |
|                             |                      | VLVD6  | Rising edge  | 2.66 | 2.71 | 2.76 | V    |
|                             |                      |        | Falling edge | 2.60 | 2.65 | 2.70 | V    |
|                             |                      | VLVD7  | Rising edge  | 2.56 | 2.61 | 2.66 | V    |
|                             |                      |        | Falling edge | 2.50 | 2.55 | 2.60 | V    |
|                             |                      | VLVD8  | Rising edge  | 2.45 | 2.50 | 2.55 | V    |
|                             |                      |        | Falling edge | 2.40 | 2.45 | 2.50 | V    |
|                             |                      | VLVD9  | Rising edge  | 2.05 | 2.09 | 2.13 | V    |
|                             |                      |        | Falling edge | 2.00 | 2.04 | 2.08 | V    |
|                             |                      | VLVD10 | Rising edge  | 1.94 | 1.98 | 2.02 | V    |
|                             |                      |        | Falling edge | 1.90 | 1.94 | 1.98 | V    |
|                             |                      | VLVD11 | Rising edge  | 1.84 | 1.88 | 1.91 | V    |
|                             |                      |        | Falling edge | 1.80 | 1.84 | 1.87 | V    |
|                             |                      | VLVD12 | Rising edge  | 1.74 | 1.77 | 1.81 | V    |
|                             |                      |        | Falling edge | 1.70 | 1.73 | 1.77 | V    |
|                             |                      | VLVD13 | Rising edge  | 1.64 | 1.67 | 1.70 | V    |
|                             |                      |        | Falling edge | 1.60 | 1.63 | 1.66 | V    |
| Minimum pulse width         |                      | tlw    |              | 300  |      |      | μs   |
| Detection delay time        |                      |        |              |      |      | 300  | μs   |

### 3.1 Absolute Maximum Ratings

Absolute Maximum Ratings

(1/2)

| Parameter              | Symbols                               | Conditions                                                                                                                                                | Ratings                                                                             | Unit |
|------------------------|---------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|------|
| Supply voltage         | V <sub>DD</sub>                       |                                                                                                                                                           | -0.5 to +6.5                                                                        | V    |
|                        | EV <sub>DD0</sub> , EV <sub>DD1</sub> | EV <sub>DD0</sub> = EV <sub>DD1</sub>                                                                                                                     | -0.5 to +6.5                                                                        | V    |
|                        | EV <sub>SS0</sub> , EV <sub>SS1</sub> | EV <sub>SS0</sub> = EV <sub>SS1</sub>                                                                                                                     | -0.5 to +0.3                                                                        | V    |
| REGC pin input voltage | V <sub>I</sub> REGC                   | REGC                                                                                                                                                      | -0.3 to +2.8<br>and -0.3 to V <sub>DD</sub> +0.3 Note 1                             | V    |
| Input voltage          | V <sub>I1</sub>                       | P00 to P06, P10 to P17, P30, P31,<br>P40 to P47, P50 to P57, P64 to P67,<br>P70 to P77, P80 to P87, P100 to P102,<br>P110, P111, P120, P140 to P147       | -0.3 to EV <sub>DD0</sub> +0.3<br>and -0.3 to V <sub>DD</sub> +0.3 Note 2           | V    |
|                        | V <sub>I2</sub>                       | P60 to P63 (N-ch open-drain)                                                                                                                              | -0.3 to +6.5                                                                        | V    |
|                        | V <sub>I3</sub>                       | P20 to P27, P121 to P124, P137,<br>P150 to P156, EXCLK, EXCLKS, $\overline{\text{RESET}}$                                                                 | -0.3 to V <sub>DD</sub> +0.3 Note 2                                                 | V    |
| Output voltage         | V <sub>O1</sub>                       | P00 to P06, P10 to P17, P30, P31,<br>P40 to P47, P50 to P57, P60 to P67,<br>P70 to P77, P80 to P87, P100 to P102,<br>P110, P111, P120, P130, P140 to P147 | -0.3 to EV <sub>DD0</sub> +0.3<br>and -0.3 to V <sub>DD</sub> +0.3 Note 2           | V    |
|                        | V <sub>O2</sub>                       | P20 to P27, P150 to P156                                                                                                                                  | -0.3 to V <sub>DD</sub> +0.3 Note 2                                                 | V    |
| Analog input voltage   | V <sub>AI1</sub>                      | ANI16 to ANI20                                                                                                                                            | -0.3 to EV <sub>DD0</sub> +0.3<br>and -0.3 to AV <sub>REF</sub> (+) +0.3 Notes 2, 3 | V    |
|                        | V <sub>AI2</sub>                      | ANI0 to ANI14                                                                                                                                             | -0.3 to V <sub>DD</sub> +0.3<br>and -0.3 to AV <sub>REF</sub> (+) +0.3 Notes 2, 3   | V    |

**Note 1.** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

**Note 2.** Must be 6.5 V or lower.

**Note 3.** Do not exceed AV<sub>REF</sub> (+) + 0.3 V in case of A/D conversion target pin.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Remark 2.** AV<sub>REF</sub> (+): + side reference voltage of the A/D converter.

**Remark 3.** V<sub>SS</sub>: Reference voltage

- Note 1.** Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or VSS, EVSS0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3.** When high-speed system clock and subsystem clock are stopped.
- Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.  
 HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$   
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$

**Remark 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)


**Remark 2.** fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)

**Remark 3.** fIH: High-speed on-chip oscillator clock frequency (32 MHz max.)

**Remark 4.** fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remark 5.** Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

## Minimum Instruction Execution Time during Main System Clock Operation

T<sub>CY</sub> vs V<sub>DD</sub> (HS (high-speed main) mode)

**Note 5.** The smaller maximum transfer rate derived by using  $f_{MCK}/12$  or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $2.4\text{ V} \leq E_{VDD0} < 3.3\text{ V}$  and  $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**Note 6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $V_{DD}$  tolerance (for the 30- to 52-pin products)/ $E_{VDD}$  tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)


**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )****(3/3)**

| Parameter                                           | Symbol | Conditions                                                                                                                                                                 | HS (high-speed main) mode |      | Unit |
|-----------------------------------------------------|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|------|------|
|                                                     |        |                                                                                                                                                                            | MIN.                      | MAX. |      |
| Slp setup time (to SCKp↓) <sup>Note</sup>           | tsik1  | $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{Vb} \leq 4.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 1.4\text{ k}\Omega$ | 88                        |      | ns   |
|                                                     |        | $2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{Vb} \leq 2.7\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 2.7\text{ k}\Omega$    | 88                        |      | ns   |
|                                                     |        | $2.4\text{ V} \leq \text{EVDD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{Vb} \leq 2.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 5.5\text{ k}\Omega$    | 220                       |      | ns   |
| Slp hold time (from SCKp↓) <sup>Note</sup>          | tkS11  | $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{Vb} \leq 4.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 1.4\text{ k}\Omega$ | 38                        |      | ns   |
|                                                     |        | $2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{Vb} \leq 2.7\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 2.7\text{ k}\Omega$    | 38                        |      | ns   |
|                                                     |        | $2.4\text{ V} \leq \text{EVDD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{Vb} \leq 2.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 5.5\text{ k}\Omega$    | 38                        |      | ns   |
| Delay time from SCKp↑ to SOp output <sup>Note</sup> | tkSO1  | $4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{Vb} \leq 4.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 1.4\text{ k}\Omega$ |                           | 50   | ns   |
|                                                     |        | $2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{Vb} \leq 2.7\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 2.7\text{ k}\Omega$    |                           | 50   | ns   |
|                                                     |        | $2.4\text{ V} \leq \text{EVDD0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{Vb} \leq 2.0\text{ V}$ ,<br>$\text{Cb} = 30\text{ pF}$ , $\text{Rb} = 5.5\text{ k}\Omega$    |                           | 50   | ns   |

**Note** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output ( $\text{VDD}$  tolerance (for the 30- to 52-pin products)/ $\text{EVDD}$  tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $\text{V}_{IH}$  and  $\text{V}_{IL}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

**CSI mode connection diagram (during communication at different potential)**

**Remark 5.**  $R_b[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage

**Remark 6.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

**Remark 7.**  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

**Remark 8.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

### 3.5.2 Serial interface IICA

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )

| Parameter                                       | Symbol   | Conditions                  | HS (high-speed main) mode |      |           |      | Unit |
|-------------------------------------------------|----------|-----------------------------|---------------------------|------|-----------|------|------|
|                                                 |          |                             | Standard mode             |      | Fast mode |      |      |
|                                                 |          |                             | MIN.                      | MAX. | MIN.      | MAX. |      |
| SCLA0 clock frequency                           | fSCL     | Fast mode: fCLK ≥ 3.5 MHz   | —                         | —    | 0         | 400  | kHz  |
|                                                 |          | Standard mode: fCLK ≥ 1 MHz | 0                         | 100  | —         | —    | kHz  |
| Setup time of restart condition                 | tSU: STA |                             | 4.7                       |      | 0.6       |      | μs   |
| Hold time <sup>Note 1</sup>                     | tHD: STA |                             | 4.0                       |      | 0.6       |      | μs   |
| Hold time when SCLA0 = “L”                      | tLOW     |                             | 4.7                       |      | 1.3       |      | μs   |
| Hold time when SCLA0 = “H”                      | tHIGH    |                             | 4.0                       |      | 0.6       |      | μs   |
| Data setup time (reception)                     | tSU: DAT |                             | 250                       |      | 100       |      | ns   |
| Data hold time (transmission) <sup>Note 2</sup> | tHD: DAT |                             | 0                         | 3.45 | 0         | 0.9  | μs   |
| Setup time of stop condition                    | tSU: STO |                             | 4.0                       |      | 0.6       |      | μs   |
| Bus-free time                                   | tBUF     |                             | 4.7                       |      | 1.3       |      | μs   |

**Note 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

**Note 2.** The maximum value (MAX.) of t<sub>HD: DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.


**Caution** The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩ

Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing



**Remark** n = 0, 1

### 3.6.4 Comparator

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$ ,  $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$ )

| Parameter                                 | Symbol | Conditions                                                                   | MIN. | TYP.              | MAX.                 | Unit          |
|-------------------------------------------|--------|------------------------------------------------------------------------------|------|-------------------|----------------------|---------------|
| Input voltage range                       | Ivref  |                                                                              | 0    |                   | $\text{EVDD0} - 1.4$ | V             |
|                                           | Ivcmp  |                                                                              | -0.3 |                   | $\text{EVDD0} + 0.3$ | V             |
| Output delay                              | td     | $\text{VDD} = 3.0\text{ V}$<br>Input slew rate $> 50\text{ mV}/\mu\text{s}$  |      |                   | 1.2                  | $\mu\text{s}$ |
|                                           |        | Comparator high-speed mode,<br>standard mode                                 |      |                   |                      |               |
|                                           |        | Comparator high-speed mode,<br>window mode                                   |      |                   | 2.0                  | $\mu\text{s}$ |
|                                           |        | Comparator low-speed mode,<br>standard mode                                  |      | 3.0               | 5.0                  | $\mu\text{s}$ |
| High-electric-potential reference voltage | VTW+   | Comparator high-speed mode, window mode                                      |      | $0.76\text{ VDD}$ |                      | V             |
| Low-electric-potential reference voltage  | VTW-   | Comparator high-speed mode, window mode                                      |      | $0.24\text{ VDD}$ |                      | V             |
| Operation stabilization wait time         | tcMP   |                                                                              | 100  |                   |                      | $\mu\text{s}$ |
| Internal reference voltage<br>Note        | VBGR   | $2.4\text{ V} \leq \text{VDD} \leq 5.5\text{ V}$ , HS (high-speed main) mode | 1.38 | 1.45              | 1.50                 | V             |

**Note** Not usable in sub-clock operation or STOP mode.

### 3.6.5 POR circuit characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $\text{VSS} = 0\text{ V}$ )

| Parameter                     | Symbol | Conditions                                       | MIN. | TYP. | MAX. | Unit          |
|-------------------------------|--------|--------------------------------------------------|------|------|------|---------------|
| Power on/down reset threshold | VPOR   | Voltage threshold on $\text{VDD}$ rising         | 1.45 | 1.51 | 1.57 | V             |
|                               | VPDR   | Voltage threshold on $\text{VDD}$ falling Note 1 | 1.44 | 1.50 | 1.56 | V             |
| Minimum pulse width Note 2    | TPW    |                                                  | 300  |      |      | $\mu\text{s}$ |

**Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.

**Note 2.** Minimum time required for a POR reset when  $\text{VDD}$  exceeds below  $\text{VPDR}$ . This is also the minimum time required for a POR reset from when  $\text{VDD}$  exceeds below  $0.7\text{ V}$  to when  $\text{VDD}$  exceeds  $\text{VPOR}$  while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).

