



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	24К х 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	52-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104jjdfa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 1.3.7 52-pin products

• 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)



**Note 1.** Mounted on the 96 KB or more code flash memory products.


#### Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 $\mu\text{F}).$

Remark 1. For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

RENESAS


# 1.5.3 36-pin products



**Note** Mounted on the 96 KB or more code flash memory products.



# 1.5.6 48-pin products



**Note** Mounted on the 96 KB or more code flash memory products.



1	S	in	١
(	2	12	)

		80-pin	(2/2) 100-pin			
ľ	tem	R5F104Mx	R5F104Px			
		(x = F  to  H, J)	(x = F  to H, J)			
Clock output/buzz	zer output	2	2			
		<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 7 (Main system clock: fMAIN = 20 MHz opera)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4. (Subsystem clock: fsub = 32.768 kHz opera)</li> </ul>	ntion) 096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz			
8/10-bit resolution	n A/D converter	17 channels	20 channels			
D/A converter		2 channels	2 channels			
Comparator		2 channels	2 channels			
Serial interface		<ul> <li>[80-pin, 100-pin products]</li> <li>CSI: 2 channels/UART (UART supporting</li> <li>CSI: 2 channels/UART: 1 channel/simplifie</li> <li>CSI: 2 channels/UART: 1 channel/simplifie</li> <li>CSI: 2 channels/UART: 1 channel/simplifie</li> </ul>	ed I <sup>2</sup> C: 2 channels			
	I <sup>2</sup> C bus	2 channels	2 channels			
Data transfer con	troller (DTC)	39 sources	39 sources			
Event link control	ler (ELC)	Event input: 26 Event trigger output: 9				
Vectored inter-	Internal	32	32			
rupt sources	External	13	13			
Key interrupt	1	8	8			
Reset		Reset by RESET pin     Internal reset by watchdog timer     Internal reset by power-on-reset     Internal reset by voltage detector     Internal reset by illegal instruction executio     Internal reset by RAM parity error     Internal reset by illegal-memory access	on Note			
Power-on-reset c	ircuit	<ul> <li>Power-on-reset: 1.51 ±0.04 V (TA = -4 1.51 ±0.06 V (TA = -4</li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -4 1.50 ±0.06 V (TA = -4</li> </ul>	40 to +105°C) 40 to +85°C)			
Voltage detector		1.63 V to 4.06 V (14 stages)				
On-chip debug fu	nction	Provided				
Power supply vol	tage	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C) V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)				
Operating ambier	nt temperature	$T_A = -40$ to +85°C (A: Consumer application $T_A = -40$ to +105°C (G: Industrial application				

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.



[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

# Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

			(1/2)					
		80-pin	100-pin					
	Item	R5F104Mx	R5F104Px					
		(x = K, L)	(x = K, L)					
Code flash me	emory (KB)	384 to 512	384 to 512					
Data flash me	mory (KB)	8	80-pin100-pinR5F104MxR5F104Px $(x = K, L)$ $(x = K, L)$ 384 to 512384 to 5128832 to 48 Note32 to 48 NoteB(crystal/ceramic) oscillation, external main system clock input (EXCLK) (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), (low-speed main) mode: 1 to 16 MHz (VDD = 2.7 to 5.5 V), (low-speed main) mode: 1 to 32 MHz (VDD = 1.8 to 5.5 V), (low-voltage main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), (low-speed main) mode: 1 to 34 MHz (VDD = 2.4 to 5.5 V), (low-speed main) mode: 1 to 4 MHz (VDD = 1.8 to 5.5 V), (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)(crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz (Ktz (TYP): VDD = 1.6 to 5.5 V)(crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz (Ktz (TYP): VDD = 1.6 to 5.5 V)(tigh-speed on-chip oscillator clock: fill = 32 MHz operation)5 µs (High-speed on-chip oscillator clock: fill = 32 MHz operation)5 µs (High-speed system clock: fill = 32 MHz operation)5 µs (High-speed system clock: fill = 32 MHz operation)5 µs (High-speed system clock: fill = 32 MHz operation)5 µs (Subsystem clock: fill = 32.768 kHz operation)5 µs (Bigh and bits)der and subtractor/logical operation (8/16 bits)ultiplication and Accumulation (16 bits × 16 bits, ×16 bits, ×12 bits)otate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.74926482551144					
RAM (KB)		32 to 48 Note	32 to 48 Note					
Address space	e	1 MB						
Main system clock	High-speed system clock	HS (high-speed main) mode: 1 to 20 MHz (Vi HS (high-speed main) mode: 1 to 16 MHz (Vi LS (low-speed main) mode: 1 to 8 MHz (Vor	DD = 2.7 to 5.5 V), DD = 2.4 to 5.5 V), D = 1.8 to 5.5 V),					
	High-speed on-chip oscillator clock (fiH)	HS (high-speed main) mode: 1 to 16 MHz (Vr LS (low-speed main) mode: 1 to 8 MHz (Vor	DD = 2.4  to  5.5  V), D = 1.8  to  5.5  V),					
Subsystem clo	ock	XT1 (crystal) oscillation, external subsystem cl	ock input (EXCLKS) 32.768 kHz					
Low-speed on	-chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V						
General-purpo	ose register	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 bar	nks)					
Minimum instr	uction execution time	$0.03125 \ \mu s$ (High-speed on-chip oscillator cloc	k: fiн = 32 MHz operation)					
		0.05 $\mu$ s (High-speed system clock: fMx = 20 MHz operation)						
		30.5 µs (Subsystem clock: fsub = 32.768 kHz operation)						
Instruction set		<ul> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits)</li> <li>Multiplication and Accumulation (16 bits × 16</li> </ul>	, Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) bits + 32 bits)					
I/O port	Total	74	92					
	CMOS I/O	64	82					
	CMOS input	5	5					
	CMOS output	1	1					
	N-ch open-drain I/O (6 V tolerance)	4	4					
Timer	16-bit timer	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer	RD: 2 channels, Timer RG: 1 channel)					
	Watchdog timer	1 channel						
	Real-time clock (RTC)	1 channel						
	12-bit interval timer	1 channel						
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels						
	RTC output	1 ● 1 Hz (subsystem clock: fs∪B = 32.768 kHz)						

Note

In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

1	ი	in	١
(	2	12	)

		80-pin	(2/2) 100-pin			
	tem	· · · · · · · · · · · · · · · · · · ·	•			
1	tem	R5F104Mx (x = K, L)	R5F104Px (x = K, L)			
Clock output/buzz	zer output	2	2			
		<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.</li> <li>(Main system clock: fMAIN = 20 MHz operati</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.03</li> <li>(Subsystem clock: fsub = 32.768 kHz operation)</li> </ul>	1			
8/10-bit resolution	n A/D converter	17 channels	20 channels			
D/A converter		2 channels	2 channels			
Comparator		2 channels	2 channels			
Serial interface		<ul> <li>[80-pin, 100-pin products]</li> <li>CSI: 2 channels/UART (UART supporting L</li> <li>CSI: 2 channels/UART: 1 channel/simplified</li> <li>CSI: 2 channels/UART: 1 channel/simplified</li> <li>CSI: 2 channels/UART: 1 channel/simplified</li> </ul>	I I <sup>2</sup> C: 2 channels			
	I <sup>2</sup> C bus	2 channels	2 channels			
Data transfer con	troller (DTC)	39 sources	39 sources			
Event link control	ler (ELC)	Event input: 26 Event trigger output: 9				
Vectored inter-	Internal	32	32			
rupt sources	External	13	13			
Key interrupt		8	8			
Reset		Reset by RESET pin     Internal reset by watchdog timer     Internal reset by power-on-reset     Internal reset by voltage detector     Internal reset by illegal instruction execution <sup>Note</sup> Internal reset by RAM parity error     Internal reset by illegal-memory access				
Power-on-reset c	ircuit	• Power-on-reset: $1.51 \pm 0.04 \text{ V}$ (TA = -40 to +85°C) $1.51 \pm 0.06 \text{ V}$ (TA = -40 to +105°C) • Power-down-reset: $1.50 \pm 0.04 \text{ V}$ (TA = -40 to +85°C) $1.50 \pm 0.06 \text{ V}$ (TA = -40 to +105°C)				
Voltage detector		1.63 V to 4.06 V (14 stages)				
On-chip debug fu	nction	Provided				
Power supply vol	tage	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C) V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)				
Operating ambier	nt temperature	$T_A = -40$ to +85°C (A: Consumer applications $T_A = -40$ to +105°C (G: Industrial applications				

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or onchip debug emulator.



### **Absolute Maximum Ratings**

(2/2)

					(2/
Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient tem-	Та	In normal c	operation mode	-40 to +85	°C
perature		In flash me	mory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.93	3.32	mA
rent Note 1	Note 2		mode Note 7	fiн = 32 MHz <sup>Note 4</sup>	VDD = 3.0 V		0.93	3.32	
				fносо = 32 MHz,	VDD = 5.0 V		0.5	2.63	1
				fiн = 32 MHz <sup>Note 4</sup>	VDD = 3.0 V		0.5	2.63	1
				fносо = 48 MHz,	VDD = 5.0 V		0.72	2.60	1
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.72	2.60	1
				fносо = 24 MHz,	VDD = 5.0 V		0.42	2.03	1
				fiн = 24 MHz Note 4	VDD = 3.0 V		0.42	2.03	1
				fносо = 16 MHz,	VDD = 5.0 V		0.39	1.50	
				fiн = 16 MHz <sup>Note 4</sup>	VDD = 3.0 V		0.39	1.50	1
			LS (low-speed main)	fносо = 8 MHz,	VDD = 3.0 V		270	800	μA
			mode Note 7	fiH = 8 MHz Note 4	VDD = 2.0 V		270	800	1
			LV (low-voltage main)	fносо = 4 MHz,	VDD = 3.0 V		450	755	μA
			mode Note 7	fiH = 4 MHz Note 4	VDD = 2.0 V		450	755	1
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.69	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.41	1.91	1
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.69	1
				VDD = 3.0 V	Resonator connection		0.41	1.91	1
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.21	0.94	1
				VDD = 5.0 V	Resonator connection		0.26	1.02	1
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.21	0.94	1
				VDD = 3.0 V	Resonator connection		0.26	1.02	1
			LS (low-speed main)	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		110	610	μA
			mode Note 7	VDD = 3.0 V	Resonator connection		150	660	1
				f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		110	610	1
				VDD = 2.0 V	Resonator connection		150	660	1
			Subsystem clock oper-	fsub = 32.768 kHz Note 5,	Square wave input		0.31		μA
			ation	TA = -40°C	Resonator connection		0.50		1
				fsub = 32.768 kHz Note 5,	Square wave input		0.38	0.76	1
				TA = +25°C	Resonator connection		0.57	0.95	1
				fsue = 32.768 kHz Note 5,	Square wave input		0.47	3.59	1
				TA = +50°C	Resonator connection		0.70	3.78	1
				fsub = 32.768 kHz Note 5,	Square wave input		0.80	6.20	1
				TA = +70°C	Resonator connection		1.00	6.39	1
				fsub = 32.768 kHz Note 5,	Square wave input		1.65	10.56	1
				TA = +85°C	Resonator connection		1.84	10.75	1
	IDD3	STOP mode	TA = -40°C				0.19		μA
	Note 6	Note 8	TA = +25°C				0.30	0.59	1
			T <sub>A</sub> = +50°C				0.41	3.42	1
			TA = +70°C				0.80	6.03	1
			TA = +85°C				1.53	10.39	1

### (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(Notes and Remarks are listed on the next page.)

#### (4) Peripheral Functions (Common to all products)

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I <sub>FIL</sub> Note 1				0.20		μA
RTC operating current	IRTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operat- ing current	IIT Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter operating cur- rent	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μA
Temperature sensor operat- ing current	ITMPS Note 1				75.0		μA
D/A converter operating cur- rent	IDAC Notes 1, 11, 13	Per D/A converter channel				1.5	mA
Comparator operating cur-	I <sub>CMP</sub> Notes 1, 12, 13	VDD = 5.0 V,	Window mode		12.5		μA
rent		Regulator output voltage = 2.1 V	Comparator high-speed mode		6.5		μΑ
			Comparator low-speed mode		1.7		μΑ
		VDD = 5.0 V,	Window mode		8.0		μA
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μΑ
			Comparator low-speed mode		1.3		μA
LVD operating current	ILVD Notes 1, 7				0.08		μΑ
Self-programming operat- ing current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
			The A/D conversion opera- tions are performed, Low volt- age mode, AVREFP = VDD = 3.0 V		1.20	1.44	
		CSI/UART operation			0.70	0.84	
		DTC operation			3.10		

Note 1. Current flowing to VDD.

Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.

Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.

Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

# 2.5 Peripheral Functions Characteristics

AC Timing Test Points



# 2.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	nbol Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		$2.4~V \le EV \text{DD0} \le 5.5~V$		fMCK/6 Note 2		fмск/6		fмск/6	bps
Note 1		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.7 V ≤ EVDD0 ≤ 5.5 V		fMCK/6 Note 2		fMCK/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		—		fMCK/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		_		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

- 2.4 V ≤ EVDD0 < 2.7 V: MAX. 2.6 Mbps
- $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.4 \text{ V}$ : MAX. 1.3 Mbps

 $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V}$ : MAX. 0.6 Mbps

**Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 HS (high-speed main) mode:
  $32 \text{ MHz} (2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$  

 16 MHz (2.4 V \le \text{VDD} \le 5.5 \text{ V})

 LS (low-speed main) mode:
  $8 \text{ MHz} (1.8 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$  

 LV (low-voltage main) mode:
  $4 \text{ MHz} (1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$ 

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).




Parameter	0		0					1)((),		11.2
Parameter Symbol		Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SSI00 setup time	tssik	DAPmn = 0	$2.7~V \leq EV_{DD0} \leq 5.5~V$	120		120		120		ns
			$1.8~V \leq EV_{DD0} \leq 5.5~V$	200		200		200		ns
			$1.7~V \leq EV_{DD0} \leq 5.5~V$	400		400		400		ns
			$1.6~V \leq EV_{DD0} \leq 5.5~V$	—		400		400		ns
		DAPmn = 1	$2.7~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	1/fмск + 200		1/fмск + 200		1/fмск + 200		ns
			$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	1/fмск + 400		1/fмск + 400		1/fмск + 400		ns
			$1.6~V \leq EV_{DD0} \leq 5.5~V$	—		1/fмск + 400		1/fмск + 400		ns
SSI00 hold time	tĸssi	DAPmn = 0	$2.7~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			$1.8~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 200		1/fмск + 200		1/fмск + 200		ns
			$1.7~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 400		1/fмск + 400		1/fмск + 400		ns
			$1.6~V \leq EV_{DD0} \leq 5.5~V$	—		1/fмск + 400		1/fмск + 400		ns
		DAPmn = 1	$2.7~V \leq EV_{DD0} \leq 5.5~V$	120		120		120		ns
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	200		200		200		ns
			$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	400		400		400		ns
			1.6 V ≤ EVDD0 ≤ 5.5 V	—		400		400		ns

# (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

#### CSI mode connection diagram (during communication at same potential)




CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))




**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) **Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)





## CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

- **Note 4.** This value as an example is calculated when the conditions described in the "Conditions" column are met.
- Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- Note 5. Use it with  $EV_{DD0} \ge V_b$ .
- **Note 6.** The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V  $\leq$  EVDD0 < 3.3 V and 1.6 V  $\leq$  Vb  $\leq$  2.0 V

Maximum transfer rate

sfer rate = 
$$\frac{}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$

1

Baud rate error (theoretical value) =

$$\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 100 [\%]$$

$$(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

- **Note 7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 6** above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



Parameter	Symbol	Conditions	HS (high-speed r mode	nain)	LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1/fмск + 135 Note 3		1/fmck + 190 Note 3		1/fмск + 190 Note 3		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 135 Note 3		1/fmck + 190 Note 3		1/fmck + 190 Note 3		ns
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.8 \; k\Omega \end{array}$	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/fмск + 190 Note 3		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/f <sub>MCK</sub> + 190 Note 3		ns
		$\begin{array}{l} 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_{b} \leq 2.0 \; V \; ^{Note 2}, \\ C_{b} = 100 \; pF, \; R_{b} = 5.5 \; k\Omega \end{array}$	1/fмск + 190 Note 3		1/fmck + 190 Note 3		1/fмск + 190 Note 3		ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	305	0	305	0	305	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	355	0	355	0	355	ns
		$ \begin{split} & 1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ & 1.6 \; \text{V} \leq \text{V}_{b} \leq 2.0 \; \text{V} \; ^{\text{Note 2}}, \\ & \text{C}_{b} = 100 \; \text{pF}, \; \text{R}_{b} = 5.5 \; \text{k}\Omega \end{split} $	0	405	0	405	0	405	ns

# (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

(2/2)

Note 1. The value must also be equal to or less than fmck/4.

**Note 2.** Use it with  $EV_{DD0} \ge V_b$ .

**Note 3.** Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



Operation of products rated "G: Industrial applications (TA = -40 to +  $105^{\circ}C$ )" at ambient operating temperatures above  $85^{\circ}C$  differs from that of products rated "A: Consumer applications" and "D: Industrial applications" in the ways listed below.

Parameter	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	TA = -40 to +85°C	TA = -40 to +105°C
Operating mode	HS (high-speed main) mode:	HS (high-speed main) mode only:
Operating voltage range	2.7 V $\leq$ VDD $\leq$ 5.5 V@1 MHz to 32 MHz	$2.7~V \leq V_{DD} \leq 5.5~V@1~MHz$ to 32 MHz
	2.4 V $\leq$ VDD $\leq$ 5.5 V@1 MHz to 16 MHz	2.4 V $\leq$ VDD $\leq$ 5.5 V@1 MHz to 16 MHz
	LS (low-speed main) mode:	
	1.8 V $\leq$ VDD $\leq$ 5.5 V@1 MHz to 8 MHz	
	LV (low-voltage main) mode:	
	1.6 V $\leq$ VDD $\leq$ 5.5 V@1 MHz to 4 MHz	
High-speed on-chip oscillator	$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ :	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ :
clock accuracy	±1.0% @ TA = -20 to +85°C	±2.0% @ TA = +85 to +105°C
	±1.5% @ TA = -40 to -20°C	±1.0% @ TA = -20 to +85°C
	$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$ :	±1.5% @ TA = -40 to -20°C
	±5.0% @ TA = -20 to +85°C	
	±5.5% @ TA = -40 to -20°C	
Serial array unit	UART	UART
	CSI: fcLk/2 (16 Mbps supported), fcLk/4	CSI: fclk/4
	Simplified I <sup>2</sup> C communication	Simplified I <sup>2</sup> C communication
IICA	Standard mode	Standard mode
	Fast mode	Fast mode
	Fast mode plus	
Voltage detector	• Rising: 1.67 V to 4.06 V (14 stages)	• Rising: 2.61 V to 4.06 V (8 stages)
	• Falling: 1.63 V to 3.98 V (14 stages)	Falling: 2.55 V to 3.98 V (8 stages)

**Remark** The electrical characteristics of products rated "G: Industrial applications (TA = -40 to + 105°C)" at ambient operating temperatures above 85°C differ from those of products rated "A: Consumer applications" and "D: Industrial applications". For details, refer to **3.1** to **3.10**.



IA = -40 t0 + 105 °C, 2.4 V		$\mathbf{P} = \mathbf{EVDD1} \leq \mathbf{VDD} \leq 5.5 \ \mathbf{V}, \ \mathbf{VSS} = \mathbf{EVDD1}$	EVSS0 = EVSS1 = 0 V)			-	(2/5)
Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output current, low <sup>Note 1</sup>	IOL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147				8.5 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			40.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			15.0	mA
		(When duty $\leq$ 70% <sup>Note 3</sup> )	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			9.0	mA
		Total of P05, P06, P10 to P17,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			40.0	mA
		P30, P31, P50 to P57,	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			35.0	mA
		P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147 (When duty ≤ 70% <sup>Note 3</sup> )	2.4 V ≤ EVDD0 < 2.7 V			20.0	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )				80.0	mA
	IOL2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			5.0	mA

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.

Note 2. Do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoL × 0.7)/(n × 0.01)
  - <Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



#### Parameter Symbo Conditions MIN. TYP. MAX. fносо = 64 MHz, $V_{DD} = 5.0 V$ 2.6 Supply DD1 Operat-HS (high-speed main) Basic current ing mode mode Note 5 fill = 32 MHz Note 3 operation VDD = 3.0 V 2.6 Note 1 fносо = 32 MHz. Basic VDD = 5.0 V 2.3 fiH = 32 MHz Note 3 operation VDD = 3.0 V 2.3 fносо = 64 MHz, VDD = 5.0 V HS (high-speed main) Normal 5.4 10.9 mode Note 5 fiH = 32 MHz Note 3 operation $V_{DD} = 3.0 V$ 54 10.9 VDD = 5.0 V 10.3 fносо = 32 MHz. Normal 5.0 fin = 32 MHz Note 3 operation VDD = 3.0 V 10.3 5.0 VDD = 5.0 V fHOCO = 48 MHz. 42 82 Normal fiH = 24 MHz Note 3 operation VDD = 3.0 V 4.2 8.2 fносо = 24 MHz, Normal VDD = 5.0 V 4.0 7.8 fill = 24 MHz Note 3 operation VDD = 3.0 V 40 78 fносо = 16 MHz, Normal VDD = 5.0 V 3.0 5.6 fin = 16 MHz Note 3 operation VDD = 3.0 V 3.0 5.6 HS (high-speed main) 3.4 f<sub>MX</sub> = 20 MHz Note 2 Normal Square wave input 6.6 mode Note 5 VDD = 5.0 V operation Resonator connection 3.6 6.7 f<sub>MX</sub> = 20 MHz Note 2, Normal Square wave input 34 6.6 operation $V_{DD} = 3.0 V$ Resonator connection 3.6 6.7 fmx = 10 MHz Note 2, 2.1 3.9 Normal Square wave input VDD = 5.0 V operation Resonator connection 22 4.0 f<sub>MX</sub> = 10 MHz Note 2. Normal Square wave input 2.1 3.9 VDD = 3.0 V operation Resonator connection 2.2 4.0 fsub = 32.768 kHz Note 4 49 71 Subsystem clock Normal Square wave input operation operation $T_A = -40^{\circ}C$ Resonator connection 4.9 7.1 fsub = 32.768 kHz Note 4 Normal Square wave input 4.9 7.1 $T_A = +25^{\circ}C$ operation 4.9 7.1 Resonator connection Normal 5.1 8.8 fsub = 32.768 kHz Note 4 Square wave input $T_A = +50^{\circ}C$ operation 8.8 Resonator connection 5.1 10.5 fsub = 32.768 kHz Note 4 Square wave input 5.5 Normal TA = +70°C operation Resonator connection 5.5 10.5 fsub = 32.768 kHz Note 4 Normal 6.5 14.5 Square wave input TA = +85°C operation 6.5 14.5 Resonator connection fsub = 32.768 kHz Note 4 Normal Square wave input 13.0 58.0

 $T_{A} = +105^{\circ}C$ 

### (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(Notes and Remarks are listed on the next page.)

operation

Resonator connection

Unit

mΑ

mΑ

mΑ

μΑ

13.0

58.0


# (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)					(2/2)	
Parameter Symbol	Symbol	Conditions		HS (high-speed	Unit	
				MIN.	MAX.	
SSI00 setup time	tssik	DAPmn = 0	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	240		ns
			$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	400		ns
		DAPmn = 1	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	1/fмск + 240		ns
			$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	1/fмск + 400		ns
SSI00 hold time	100 hold time tkssi D	DAPmn = 0	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	1/fмск + 240		ns
		$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	1/fмск + 400		ns	
		DAPmn = 1	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	240		ns
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	400		ns

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

#### CSI mode connection diagram (during communication at same potential)



CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))


SCK00	SCK
SI00 RL78 microcontroller	SO User's device
SO00	SI
<u>SSI00</u>	SSO


Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)




# 4.2 32-pin products


R5F104BAANA, R5F104BCANA, R5F104BDANA, R5F104BEANA, R5F104BFANA, R5F104BGANA R5F104BADNA, R5F104BCDNA, R5F104BDDNA, R5F104BEDNA, R5F104BFDNA, R5F104BGDNA R5F104BAGNA, R5F104BCGNA, R5F104BDGNA, R5F104BEGNA, R5F104BFGNA, R5F104BGGNA











Referance	Dimension in Millimeters				
Symbol	Min	Min Nom			
D	4.95	5.00	5.05		
E	4.95	5.00	5.05		
A	0.70	0.75	0.80		
b	0.18	0.25	0.30		
е		0.50			
Lp	0.30	0.40	0.50		
х			0.05		
у			0.05		

ITEM		D2			E2			
		MIN	NOM	MAX	MIN	NOM	MAX	
EXPOSED DIE PAD VARIATIONS	A	3.45	3.50	3.55	3.45	3.50	3.55	

©2012 Renesas Electronics Corporation. All rights reserved.



#### R5F104MKAFB, R5F104MLAFB R5F104MKGFB, R5F104MLGFB

