



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LOFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lcafb-x0
T di CildSe UNE	https://www.c.xmcom/product-detail/reflesus-electronics-afficilica/15/1204/cafb-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/G14						
Tiasii NOW	Data ilasii	KAW	30 pins	32 pins	36 pins	40 pins			
192 KB	8 KB	20 KB	_	_	_	R5F104EH			
128 KB	8 KB	16 KB	R5F104AG	R5F104BG	R5F104CG	R5F104EG			
96 KB	8 KB	12 KB	R5F104AF	R5F104BF	R5F104CF	R5F104EF			
64 KB	4 KB	5.5 KB Note	R5F104AE	R5F104BE	R5F104CE	R5F104EE			
48 KB	4 KB	5.5 KB Note	R5F104AD	R5F104BD	R5F104CD	R5F104ED			
32 KB	4 KB	4 KB	R5F104AC	R5F104BC	R5F104CC	R5F104EC			
16 KB	4 KB	2.5 KB	R5F104AA	R5F104BA	R5F104CA	R5F104EA			

Flash ROM	Data flash	RAM		RL78	3/G14	
Tiasii Kowi	Dala IIasii	INAIVI	44 pins	48 pins	52 pins	64 pins
512 KB	8 KB	48 KB Note	_	R5F104GL	_	R5F104LL
384 KB	8 KB	32 KB	_	R5F104GK	_	R5F104LK
256 KB	8 KB	24 KB Note	R5F104FJ	R5F104GJ	R5F104JJ	R5F104LJ
192 KB	8 KB	20 KB	R5F104FH	R5F104GH	R5F104JH	R5F104LH
128 KB	8 KB	16 KB	R5F104FG	R5F104GG	R5F104JG	R5F104LG
96 KB	8 KB	12 KB	R5F104FF	R5F104GF	R5F104JF	R5F104LF
64 KB	4 KB	5.5 KB Note	R5F104FE	R5F104GE	R5F104JE	R5F104LE
48 KB	4 KB	5.5 KB Note	R5F104FD	R5F104GD	R5F104JD	R5F104LD
32 KB	4 KB	4 KB	R5F104FC	R5F104GC	R5F104JC	R5F104LC
16 KB	4 KB	2.5 KB	R5F104FA	R5F104GA	_	

Floob BOM	Flash ROM Data flash	h RAM	RL78/G14				
Flasii ROW	Dala IIasii	KAW	80 pins	100 pins			
512 KB	8 KB	48 KB Note	R5F104ML	R5F104PL			
384 KB	8 KB	32 KB	R5F104MK	R5F104PK			
256 KB	8 KB	24 KB Note	R5F104MJ	R5F104PJ			
192 KB	8 KB	20 KB	R5F104MH	R5F104PH			
128 KB	8 KB	16 KB	R5F104MG	R5F104PG			
96 KB	8 KB	12 KB	R5F104MF	R5F104PF			

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H


R5F104xE (x = A to C, E to G, J, L): Start address FE900H

R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

1.5.8 64-pin products



Note Mounted on the 96 KB or more code flash memory products.

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		30-pin	32-pin	36-pin	40-pin				
ı	Item	R5F104Ax (x = F, G)	R5F104Bx $(x = F, G)$	R5F104Cx (x = F, G)	R5F104Ex (x = F to H)				
Code flash mem	nory (KB)	96 to 128	96 to 128	96 to 128	96 to 192				
Data flash mem	ory (KB)	8	8	8	8				
RAM (KB)		12 to 16 Note	12 to 16 Note	12 to 16 Note	12 to 20 Note				
Address space		1 MB							
Main system clock	High-speed system clock High-speed on-chip oscillator clock (fiн)	HS (high-speed main) mo HS (high-speed main) mo LS (low-speed main) mod LV (low-voltage main) mod HS (high-speed main) mod HS (high-speed main) mod LS (low-speed main) mod	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V) HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)						
Subsystem cloc	k		_		XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz				
Low-speed on-c	chip oscillator clock	15 kHz (TYP.): VDD = 1.6	to 5.5 V		•				
General-purpose	e register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)							
Minimum instruc	ction execution time	0.03125 μs (High-speed o	on-chip oscillator clock: fiн	= 32 MHz operation)					
		0.05 μs (High-speed syste	em clock: f _M x = 20 MHz op	eration)					
			_		30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)				
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 							
I/O port	Total	26	28	32	36				
	CMOS I/O	21	22	26	28				
	CMOS input	3	3	3	5				
	CMOS output	_	_	_	_				
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3				
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer F	RJ: 1 channel, Timer RD: 2	channels, Timer RG: 1 cl	hannel)				
	Watchdog timer	1 channel							
	Real-time clock (RTC)	1 channel							
	12-bit interval timer	1 channel							
	Timer output	Timer outputs: 13 channe PWM outputs: 9 channels							
	RTC output		_		1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)				

(Note is listed on the next page.)

(2/2)

					(2/2)			
		44-pin	48-pin	52-pin	64-pin			
1	tem	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = A, C to E)	(x = A, C to E)	(x = C to E)	(x = C to E)			
Clock output/buzz	zer output	2	2	2	2			
		• 2.44 kHz, 4.88 kHz,	9.76 kHz, 1.25 MHz, 2.5	5 MHz, 5 MHz, 10 MHz	:			
		(Main system clock: fmain = 20 MHz operation)						
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz						
		(Subsystem clock: fs	:uв = 32.768 kHz operat	tion)	1			
8/10-bit resolution	n A/D converter	10 channels	10 channels	12 channels	12 channels			
Serial interface		[44-pin products]			_			
			T (UART supporting LIN		ified I ² C: 1 channel			
			T: 1 channel/simplified I					
			RT: 1 channel/simplified	I ² C: 2 channels				
		[48-pin, 52-pin product	-	NI buo). 1 obsersal/simm	olified 120, 0 sharped			
			RT (UART supporting LI T: 1 channel/simplified I		illed 140: 2 channels			
			r: 1 channel/simplified i					
		[64-pin products]	хт. т спаппелзипринес	I-O. Z GIAIIIEIS				
			• CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 2 channels					
			• CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels					
			CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels					
	I ² C bus	1 channel	1 channel	1 channel	1 channel			
Data transfer con	troller (DTC)	29 sources	30 sources	<u>L</u>	31 sources			
Event link control	ler (ELC)	Event input: 20						
		Event trigger output: 7						
Vectored inter-	Internal	24	24	24	24			
rupt sources	External	7	10	12	13			
Key interrupt		4	6	8	8			
Reset		Reset by RESET pin		1	•			
		Internal reset by water						
		Internal reset by pow	er-on-reset					
		Internal reset by volta	-					
			al instruction execution	Note				
		Internal reset by RAM	. ,					
		Internal reset by illeg						
Power-on-reset c	ircuit		$1.51 \pm 0.04 \text{ V (TA} = -40$ $1.51 \pm 0.06 \text{ V (TA} = -40$					
			1.50 ±0.06 V (TA = -40	•				
			1.50 ±0.06 V (TA = -40	,				
Voltage detector		1.63 V to 4.06 V (14 st	tages)	·				
On-chip debug fu	nction	Provided						
Power supply vol		V _{DD} = 1.6 to 5.5 V (T _A	= -40 to +85°C)					
	5	V _{DD} = 2.4 to 5.5 V (T _A	,					
Operating ambier	nt temperature	T _A = -40 to +85°C (A:	Consumer applications	, D: Industrial application	ons),			
, 3:	,		: Industrial applications		,,			
		1		•				

 $\textbf{Note} \qquad \quad \text{The illegal instruction is generated when instruction code FFH is executed.}$

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[48-pin, 64-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		48-pin	64-pin				
I	tem	R5F104Gx	R5F104Lx				
		(x = K, L)	(x = K, L)				
Code flash memory	(KB)	384 to 512	384 to 512				
Data flash memory (KB)	8	8				
RAM (KB)		32 to 48 Note	32 to 48 Note				
Address space		1 MB					
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLI HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)					
	High-speed on-chip oscillator clock (fін)	HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)					
Subsystem clock	•	XT1 (crystal) oscillation, external subsyste	m clock input (EXCLKS) 32.768 kHz				
Low-speed on-chip	oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V					
General-purpose rec	gister	8 bits × 32 registers (8 bits × 8 registers × 4 banks)					
Minimum instruction execution time		0.03125 μs (High-speed on-chip oscillator	clock: fiн = 32 MHz operation)				
		0.05 μs (High-speed system clock: fмx = 2	0 MHz operation)				
		30.5 μs (Subsystem clock: fsuB = 32.768 k	Hz operation)				
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8 Multiplication (8 bits × 8 bits, 16 bits × 16 bits) Multiplication and Accumulation (16 bits > 16 bits) Rotate, barrel shift, and bit manipulation etc. 	oits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 < 16 bits + 32 bits)				
I/O port	Total	44	58				
	CMOS I/O	34	48				
/O port	CMOS input	5	5				
	CMOS output	1	1				
	N-ch open-drain I/O (6 V tolerance)	4	4				
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Tir	ner RD: 2 channels, Timer RG: 1 channel)				
	Watchdog timer	1 channel					
	Real-time clock (RTC)	1 channel					
	12-bit interval timer	1 channel					
	Timer output	Timer outputs: 14 channels PWM outputs: 9 channels					
	RTC output	1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)					

(Note is listed on the next page.)

Absolute Maximum Ratings

(2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	7, P102, P120, P130, -70	
		-170 mA P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147		-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
	Total of all pins			-2	mA
Output current, low	lo _L 1 Per pin		P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	lol2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient tem-	TA	In normal c	operation mode	-40 to +85	°C
perature		In flash me	emory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. filh: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (min-	Tcy	Main system	HS (high-speed main)	$2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$	0.03125		1	μs
imum instruction exe-		clock (fmain)	mode	2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
cution time)		operation	LS (low-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 5.5 V	0.25		1	μs
		Subsystem clo	ock (fsub) operation	1.8 V ≤ VDD ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self-	HS (high-speed main)	$2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	0.03125		1	μs
		program-	mode	2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
		ming mode	LS (low-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.25		1	μs
External system clock	fex	$2.7 \text{ V} \leq \text{Vdd} \leq$	5.5 V		1.0		20.0	MHz
frequency		2.4 V ≤ V _{DD} ≤	2.7 V		1.0		16.0	MHz
		1.8 V ≤ V _{DD} <	2.4 V		1.0		8.0	MHz
		1.6 V ≤ VDD < 1.8 V			1.0		4.0	MHz
	fexs				32		35	kHz
External system clock	texh, texl	2.7 V ≤ V _{DD} ≤	5.5 V		24			ns
input high-level width,		2.4 V ≤ V _{DD} ≤	2.7 V		30			ns
low-level width		1.8 V ≤ V _{DD} <	2.4 V		60			ns
		1.6 V ≤ V _{DD} <	1.8 V		120			ns
	texhs, texhs				13.7			μs
TI00 to TI03, TI10 to TI13 input high-level width, low-level width	tтін, tтіL				1/fMCK + 10 Note			ns
Timer RJ input cycle	fc	TRJIO		$2.7 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$	100			ns
				1.8 V ≤ EVDD0 < 2.7 V	300			ns
				1.6 V ≤ EVDD0 < 1.8 V	500			ns
Timer RJ input high-	tтлін,	TRJIO		2.7 V ≤ EVDD0 ≤ 5.5 V	40			ns
level width, low-level	t⊤JIL			1.8 V ≤ EV _{DD0} < 2.7 V	120			ns
width				1.6 V ≤ EV _{DD0} < 1.8 V	200			ns

Note The following conditions are required for low voltage interface when EVDD0 < VDD

 $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V: MIN. } 125 \text{ ns}$ $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V: MIN. } 250 \text{ ns}$

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel

number (n = 0 to 3))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Cond	ditions	HS (high-spee	d main)	LS (low-speed mode	d main)	LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tkcy2	4.0 V ≤ EVDD0 ≤ 5.5 V	20 MHz < fmck	8/fмск		_		_		ns
time Note 5			fмcк ≤ 20 MHz	6/fмск		6/fмск		6/fмск		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	16 MHz < fmck	8/fмск		_		_		ns
			fмcк ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		2.4 V ≤ EVDD0 ≤ 5.5 V	2.4 V ≤ EV _{DD0} ≤ 5.5 V			6/fмск and 500		6/fмск and 500		ns
	1.8 V	1.8 V ≤ EVDD0 ≤ 5.5 V		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
1.7		1.7 V ≤ EV _{DD0} ≤ 5.5 V		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
	1.6 V ≤ EVDD0 ≤ 5.5 V			_		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/	tĸн2,	4.0 V ≤ EVDD0 ≤ 5.5 V	tkcy2/2 - 7		tkcy2/2 - 7		tkcy2/2 - 7		ns	
low-level width tkL2	2.7 V ≤ EV _{DD0} ≤ 5.5 V	tkcy2/2 - 8		tkcy2/2 - 8		tkcy2/2 - 8		ns		
	1.8 V ≤ EVDD0 ≤ 5.5 V		tkcy2/2 - 18		tkcy2/2 - 18		tkcy2/2 - 18		ns	
	1.	1.7 V ≤ EV _{DD0} ≤ 5.5 V		tkcy2/2 - 66		tkcy2/2 - 66		tkcy2/2 - 66		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		_		tkcy2/2 - 66		tkcy2/2 - 66		ns
SIp setup time	tsık2	2.7 V ≤ EVDD0 ≤ 5.5 V		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
(to SCKp↑) Note 1		1.8 V ≤ EVDD0 ≤ 5.5 V		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		1/fмск + 40		1/fмск + 40		1/fмск + 40		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		_		1/fмск + 40		1/fмск + 40		ns
SIp hold time	tks12	1.8 V ≤ EVDD0 ≤ 5.5 V		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
(from SCKp↑) Note 2		1.7 V ≤ EV _{DD0} ≤ 5.5 V		1/fмск + 250		1/fмск + 250		1/fмск + 250		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		_		1/fмск + 250		1/fмск + 250		ns
Delay time from SCKp↓ to	tkso2	C = 30 pF Note 4	2.7 V ≤ EV _{DD0} ≤ 5.5 V		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
SOp output Note 3			2.4 V ≤ EV _{DD0} ≤ 5.5 V		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
			1.8 V ≤ EV _{DD0} ≤ 5.5 V		2/fмcк + 100		2/fмск + 110		2/fмск + 110	ns
			1.7 V ≤ EV _{DD0} ≤ 5.5 V		2/fмcк + 220		2/fмск + 220		2/fмск + 220	ns
		_	1.6 V ≤ EV _{DD0} ≤ 5.5 V		_		2/fмск + 220		2/fмск + 220	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SOp output lines.
- **Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).



- $\textbf{Remark 1.} \ \ p: CSI \ number \ (p = 00, \, 01, \, 10, \, 11, \, 20, \, 21, \, 30, \, 31), \ m: \ Unit \ number \ (m = 0, \, 1), \\$
 - n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 - n: Channel number (mn = 00 to 03, 10 to 13))

(5) During communication at same potential (simplified I²C mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	, ,	speed main) ode	,	peed main) ode	•	oltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$		1000 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_b = 100 \text{ pF, } R_b = 3 \text{ k}\Omega$		400 Note 1		400 Note 1		400 Note 1	kHz
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$		300 Note 1		300 Note 1		300 Note 1	kHz
		$1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$		250 Note 1		250 Note 1		250 Note 1	kHz
		$1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$		_		250 Note 1		250 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1550		1550		1550		ns
		$1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1850		1850		1850		ns
		$1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		1850		1850		ns
Hold time when SCLr = "H"	thigh	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		$1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1550		1550		1550		ns
		$1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	1850		1850		1850		ns
		$1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

$$(TA = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le EVDD0 = EVDD1 \le VDD \le 5.5 \text{ V}, VSS = EVSS0 = EVSS1 = 0 \text{ V})$$

(2/2)

Parameter	Symbol	mbol Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 2	tsıĸ1	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	23		110		110		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 20 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $	33		110		110		ns
SIp hold time (from SCKp↓) Note 2	tksı1	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	10		10		10		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 20 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $	10		10		10		ns
Delay time from SCKp↑ to SOp output Note 2	tkso1	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $		10		10		10	ns
		$ \begin{aligned} 2.7 & \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $		10		10		10	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remark 1. $Rb[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)
- Remark 3. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number

 (mn = 00))
- Remark 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

2.6.3 D/A converter characteristics

(TA = -40 to +85°C, 1.6 V \leq EVss0 = EVss1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 MΩ	1.8 V ≤ V _{DD} ≤ 5.5 V			±2.5	LSB
		Rload = 8 MΩ	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$			3	μs
			1.6 V ≤ V _{DD} < 2.7 V			6	μs

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol		Conditions	HS (high-spe	ed main) mode	Unit
				MIN.	MAX.	
Transfer rate		transmission	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$		Note 1	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 1.4 k Ω , V_b = 2.7 V		2.6 Note 2	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$		Note 3	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 k Ω , V_b = 2.3 V		1.2 Note 4	Mbps
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		Note 5	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF, } R_b = 5.5 \text{ k}\Omega,$ $V_b = 1.6 \text{ V}$		0.43 Note 6	Mbps

Note 1. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when $4.0~\text{V} \le \text{EV}_{\text{DD0}} \le 5.5~\text{V}$ and $2.7~\text{V} \le \text{V}_{\text{b}} \le 4.0~\text{V}$

Maximum transfer rate =
$$\frac{1}{ \{ -C_b \times R_b \times ln \ (1 - \frac{2.2}{V_b} \) \} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides
- Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **Note 3.** The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EVDD0 < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{ \left\{ -C_b \times R_b \times \ln \left(1 - \frac{2.0}{V_b} \right) \right\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln \left(1 - \frac{2.0}{V_b}\right)\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides
- Note 4. This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.



(2) Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Voltage detection	VLVDD0	VPOC2, VPOC1, VPOC0 = 0, 1, 1, fa	VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage		2.75	2.86	V
threshold	VLVDD1	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
			Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	VLVDD3	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V
			Falling interrupt voltage	3.83	3.98	4.13	V

3.6.7 Power supply voltage rising slope characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.

4.3 36-pin products

R5F104CAALA, R5F104CCALA, R5F104CDALA, R5F104CEALA, R5F104CFALA, R5F104CGALA R5F104CAGLA, R5F104CCGLA, R5F104CDGLA, R5F104CEGLA, R5F104CFGLA, R5F104CGGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-WFLGA36-4x4-0.50	PWLG0036KA-A	P36FC-50-AA4-2	0.023	






© 2012 Renesas Electronics Corporation. All rights reserved.

4.7 52-pin products

R5F104JCAFA, R5F104JDAFA, R5F104JEAFA, R5F104JFAFA, R5F104JGAFA, R5F104JHAFA, R5F104JJAFA R5F104JCDFA, R5F104JDDFA, R5F104JEDFA, R5F104JFDFA, R5F104JDFA, R5F104JDFA R5F104JCGFA, R5F104JDGFA, R5F104JEGFA, R5F104JFGFA, R5F104JGGFA, R5F104JHGFA, R5F104JJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3	




	(UNIT:mm)
ITEM	DIMENSIONS
D	10.00±0.10
Е	10.00±0.10
HD	12.00±0.20
HE	12.00±0.20
A	1.70 MAX.
A1	0.10±0.05
A2	1.40
b	0.32±0.05
С	0.145±0.055
L	0.50±0.15
θ	0° to 8°
е	0.65
х	0.13
у	0.10

© 2012 Renesas Electronics Corporation. All rights reserved.

4.10 100-pin products

R5F104PFAFB, R5F104PGAFB, R5F104PHAFB, R5F104PJAFB R5F104PFDFB, R5F104PGDFB, R5F104PHDFB, R5F104PJDFB R5F104PFGFB, R5F104PGGFB, R5F104PHGFB, R5F104PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69	



©2012 Renesas Electronics Corporation. All rights reserved.

REVISION	LICTODY
KEVISION	HISTORT

RL78/G14 Datasheet

	Description	
Date	Page	Summary
Oct 25, 2013	112 to 169	Addition of CHAPTER 3 ELECTRICAL SPECIFICATIONS
	171 to 187	Modification of 4.1 30-pin products to 4.10 100-pin products
Feb 07, 2014	All	Addition of products with maximum 512 KB flash ROM and 48 KB RAM
	1	Modification of 1.1 Features
	2	Modification of ROM, RAM capacities and addition of note 3
	3	Modification of Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14
	6 to 8	Addition of part number
	15, 16	Modification of 1.3.6 48-pin products
	17	Modification of 1.3.7 52-pin products
	18, 19	Modification of 1.3.8 64-pin products
	20	Modification of 1.3.9 80-pin products
	21, 22	Modification of 1.3.10 100-pin products
	35, 37, 39, 41, 43, 45, 47	Modification of operating ambient temperature in 1.6 Outline of Functions
	42, 43	Addition of table of 48-pin, 52-pin, 64-pin products (code flash memory 384 KB to 512 KB)
	46, 47	Addition of table of 80-pin, 100-pin products (code flash memory 384 KB to 512 KB)
	65 to 68	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products
	118	Modification of 2.7 Data Memory Retention Characteristics
	137 to 140	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products
	180	Modification of 3.7 Data Memory Retention Characteristics
	189, 190	Addition and modification of 4.6 48-pin products
	191	Modification of 4.7 52-pin products
	193 to 195	Addition and modification of 4.8 64-pin products
	198, 199	Addition and modification of 4.9 80-pin products
	201, 202	Addition and modification of 4.10 100-pin products
Jan 05, 2015	p.2	Deletion of R5F104JK and R5F104JL from the list of ROM and RAM capacities and modification of note
	p.6	Deletion of ordering part numbers of R5F104JK and R5F104JL from 52-pin plastic LQFP package in 1.2 Ordering Information
	p.6 to 8	Deletion of note 2 in 1.2 Ordering Information
	p.17	Deletion of note 2 in 1.3.7 52-pin products
	p.36, 39, 42, 45, 48, 50, 52	Modification of description in 1.6 Outline of Functions
	p.46, 48	Deletion of description of 52-pin in 1.6 Outline of Functions
	p.47	Modification of note of 1.6 Outline of Functions
	p.62, 64, 66, 68, 70, 72	Modification of specifications in 2.3.2 Supply current characteristics
	Feb 07, 2014	Oct 25, 2013 112 to 169 171 to 187 Feb 07, 2014 All 1 2 3 6 to 8 15, 16 17 18, 19 20 21, 22 35, 37, 39, 41, 43, 45, 47 42, 43 46, 47 65 to 68 118 137 to 140 180 189, 190 191 193 to 195 198, 199 201, 202 Jan 05, 2015 p.2 p.6 p.6 to 8 p.17 p.36, 39, 42, 45, 48, 50, 52 p.46, 48 p.47 p.62, 64, 66, 68, 70,

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza. No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Treireads Electronics from Knotig Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B. Menara Amcorp, Amco

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2016 Renesas Electronics Corporation. All rights reserved.