



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lcafp-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lcafp-v0</a>

○ ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/G14			
			30 pins	32 pins	36 pins	40 pins
192 KB	8 KB	20 KB	—	—	—	R5F104EH
128 KB	8 KB	16 KB	R5F104AG	R5F104BG	R5F104CG	R5F104EG
96 KB	8 KB	12 KB	R5F104AF	R5F104BF	R5F104CF	R5F104EF
64 KB	4 KB	5.5 KB Note	R5F104AE	R5F104BE	R5F104CE	R5F104EE
48 KB	4 KB	5.5 KB Note	R5F104AD	R5F104BD	R5F104CD	R5F104ED
32 KB	4 KB	4 KB	R5F104AC	R5F104BC	R5F104CC	R5F104EC
16 KB	4 KB	2.5 KB	R5F104AA	R5F104BA	R5F104CA	R5F104EA

Flash ROM	Data flash	RAM	RL78/G14			
			44 pins	48 pins	52 pins	64 pins
512 KB	8 KB	48 KB Note	—	R5F104GL	—	R5F104LL
384 KB	8 KB	32 KB	—	R5F104GK	—	R5F104LK
256 KB	8 KB	24 KB Note	R5F104FJ	R5F104GJ	R5F104JJ	R5F104LJ
192 KB	8 KB	20 KB	R5F104FH	R5F104GH	R5F104JH	R5F104LH
128 KB	8 KB	16 KB	R5F104FG	R5F104GG	R5F104JG	R5F104LG
96 KB	8 KB	12 KB	R5F104FF	R5F104GF	R5F104JF	R5F104LF
64 KB	4 KB	5.5 KB Note	R5F104FE	R5F104GE	R5F104JE	R5F104LE
48 KB	4 KB	5.5 KB Note	R5F104FD	R5F104GD	R5F104JD	R5F104LD
32 KB	4 KB	4 KB	R5F104FC	R5F104GC	R5F104JC	R5F104LC
16 KB	4 KB	2.5 KB	R5F104FA	R5F104GA	—	—

Flash ROM	Data flash	RAM	RL78/G14	
			80 pins	100 pins
512 KB	8 KB	48 KB Note	R5F104ML	R5F104PL
384 KB	8 KB	32 KB	R5F104MK	R5F104PK
256 KB	8 KB	24 KB Note	R5F104MJ	R5F104PJ
192 KB	8 KB	20 KB	R5F104MH	R5F104PH
128 KB	8 KB	16 KB	R5F104MG	R5F104PG
96 KB	8 KB	12 KB	R5F104MF	R5F104PF

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H

R5F104xE (x = A to C, E to G, J, L): Start address FE900H

R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(3/5)


Pin count	Package	Fields of Application Note	Ordering Part Number
48 pins	48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)	A	R5F104GAAFB#V0, R5F104GCAFB#V0, R5F104GDAFB#V0, R5F104GEAFB#V0, R5F104GFAFB#V0, R5F104GGAFB#V0, R5F104GHAFB#V0, R5F104GJAFB#V0 R5F104GAAFB#X0, R5F104GCAFB#X0, R5F104GDAFB#X0, R5F104GEAFB#X0, R5F104GFAFB#X0, R5F104GGAFB#X0, R5F104GHAFB#X0, R5F104GJAFB#X0 R5F104GKAFB#30, R5F104GLAFB#30 R5F104GKAFB#50, R5F104GLAFB#50
		D	R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GEDFB#V0, R5F104GFDFB#V0, R5F104GGDFB#V0, R5F104GHDFB#V0, R5F104GJDFB#V0 R5F104GADFB#X0, R5F104GCDFB#X0, R5F104GDDFB#X0, R5F104GEDFB#X0, R5F104GFDFB#X0, R5F104GGDFB#X0, R5F104GHDFB#X0, R5F104GJDFB#X0
		G	R5F104GAGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GEGFB#V0, R5F104GFGFB#V0, R5F104GGGFB#V0, R5F104GHGFB#V0, R5F104GJGFB#V0 R5F104GAGFB#X0, R5F104GCGFB#X0, R5F104GDGFB#X0, R5F104GEGFB#X0, R5F104GFGFB#X0, R5F104GGGFB#X0, R5F104GHGFB#X0, R5F104GJGFB#X0 R5F104GKGFB#30, R5F104GLGFB#30 R5F104GKGFB#50, R5F104GLGFB#50
	48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)	A	R5F104GAANA#U0, R5F104GCANA#U0, R5F104GDANA#U0, R5F104GEANA#U0, R5F104GFANA#U0, R5F104GGANA#U0, R5F104GHANA#U0, R5F104GJANA#U0 R5F104GAANA#W0, R5F104GCANA#W0, R5F104GDANA#W0, R5F104GEANA#W0, R5F104GFANA#W0, R5F104GGANA#W0, R5F104GHANA#W0, R5F104GJANA#W0 R5F104GKANA#U0, R5F104GLANA#U0 R5F104GKANA#W0, R5F104GLANA#W0
		D	R5F104GADNA#U0, R5F104GCDNA#U0, R5F104GDDNA#U0, R5F104GEDNA#U0, R5F104GFDNA#U0, R5F104GGDNA#U0, R5F104GHDNA#U0, R5F104GJDNA#U0 R5F104GADNA#W0, R5F104GCDNA#W0, R5F104GDDNA#W0, R5F104GEDNA#W0, R5F104GFDNA#W0, R5F104GGDNA#W0, R5F104GHDNA#W0, R5F104GJDNA#W0
		G	R5F104GAGNA#U0, R5F104GCGNA#U0, R5F104GDGNA#U0, R5F104GEGNA#U0, R5F104GFGNA#U0, R5F104GGGNA#U0, R5F104GHGNA#U0, R5F104GJGNA#U0 R5F104GAGNA#W0, R5F104GCGNA#W0, R5F104GDGNA#W0, R5F104GEGNA#W0, R5F104GFGNA#W0, R5F104GGGNA#W0, R5F104GHGNA#W0, R5F104GJGNA#W0 R5F104GKGNA#U0, R5F104GLGNA#U0 R5F104GKGNA#W0, R5F104GLGNA#W0
	52 pins	A	R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEFAFA#V0, R5F104JFAFA#V0, R5F104JGAFA#V0, R5F104JHAFA#V0, R5F104JJFAFA#V0 R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JEFAFA#X0, R5F104JFAFA#X0, R5F104JGAFA#X0, R5F104JHAFA#X0, R5F104JJFAFA#X0
		D	R5F104JC DFA#V0, R5F104JDDFA#V0, R5F104JEDFA#V0, R5F104JFDA#V0, R5F104JG DFA#V0, R5F104JHDFA#V0, R5F104JJ DFA#V0 R5F104JC DFA#X0, R5F104JDDFA#X0, R5F104JEDFA#X0, R5F104JFDA#X0, R5F104JG DFA#X0, R5F104JHDFA#X0, R5F104JJ DFA#X0
		G	R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0, R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0 R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0, R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0

**Note** For the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3.2 32-pin products

- 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)




**Caution** Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

**Remark 1.** For pin identification, see [1.4 Pin Identification](#).

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

**Remark 3.** It is recommended to connect an exposed die pad to Vss.

- 64-pin plastic FLGA ( $5 \times 5$  mm, 0.5 mm pitch)



	A	B	C	D	E	F	G	H
8	EV <sub>DD0</sub>	EV <sub>SS0</sub>	P121/X1	P122/X2/ EXCLK	P137/INTP0	P123/XT1	P124/XT2/ EXCLKS	P120/ANI19/ VCOUT0 Note 1
7	P60/SCLA0	V <sub>DD</sub>	V <sub>ss</sub>	REGC	RESET	P01/T000/ TRGCLKB/ TRJIO0	P00/TI00/ TRGCLKA/ (TRJIO0)	P140/ PCLBUZ0/ INTP6
6	P61/SDAA0	P62/SSI00	P63	P40/TOOL0	P41/(TRJIO0)	P43/(INTP9)	P02/ANI17/ SO10/TxD1	P141/ PCLBUZ1/ INTP7
5	P77/KR7/ INTP11/(TXD2)	P31/TI03/ TO03/INTP4/ (PCLBUZ0)/ (TRJIO0)	P53/(INTP2)	P42/(INTP8)	P03/ANI16/ SI10/RxD1/ SDA10	P04/SCK10/ SCL10	P130	P20/ANI0/ AVREFP
4	P75/KR5/ INTP9/ SCK01/ SCL01	P76/KR6/ INTP10/ (RxD2)	P52/(INTP1)	P54/(INTP3)	P16/TI01/ TO01/INTP5/ TRDIOC0/ IVREF0 Note 1/ (SI00)/(RxD0)	P21/ANI1/ AVREFM	P22/ANI2/ ANO0 Note 1	P23/ANI3/ ANO1 Note 1
3	P70/KR0/ SCK21/ SCL21	P73/KR3/ SO01	P74/KR4/ INTP8/SI01/ SDA01	P17/TI02/TO02/ TRDIOAO/ TRDCLK/ IVCMP0 Note 1/ (SO00)/(TXDO)	P15/SCK20/ SCL20/ TRDIOB0/ (SDAA0)	P12/SO11/ TRDIOB1/ IVREF1 Note 1/ (INTP5)/ (TxDO_1) Note 2	P24/ANI4	P26/ANI6
2	P30/INTP3/ RTC1HZ/ SCK00/ SCL00/TRJIO0	P72/KR2/ SO21	P71/KR1/ SI21/SDA21	P06/(INTP11)/ (TRJIO0)	P14/RxD2/ SI20/SDA20/ TRDIOD0/ (SCLA0)	P11/SI11/ SDA11/ TRDIOC1/ (RxDO_1) Note 2	P25/ANI5	P27/ANI7
1	P05/(INTP10)	P50/INTP1/ SI00/RxD0/ TOOLRXD/ SDA00/ TRGIOA/ (TRJIO0)	P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB	P55/ (PCLBUZ1)/ (SCK00)/ (INTP4)	P13/TxD2/ SO20/ TRDIOA1/ IVCMP1 Note 1	P10/SCK11/ SCL11/ TRDIOD1	P146	P147/ANI18/ VCOUT1 Note 1

**Note 1.** Mounted on the 96 KB or more code flash memory products.

**Note 2.** Mounted on the 384 KB or more code flash memory products.

**Caution 1. Make EV<sub>SS0</sub> pin the same potential as V<sub>ss</sub> pin.**

**Caution 2. Make V<sub>DD</sub> pin the potential that is higher than EV<sub>DD0</sub> pin.**

**Caution 3. Connect the REGC pin to V<sub>ss</sub> pin via a capacitor (0.47 to 1  $\mu$ F).**

**Remark 1.** For pin identification, see **1.4 Pin Identification**.

**Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>DD0</sub> pins and connect the V<sub>ss</sub> and EV<sub>SS0</sub> pins to separate ground lines.

**Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD2 Note 2	HALT mode HS (high-speed main) mode Note 7	fHO CO = 64 MHz, fIH = 32 MHz Note 4	VDD = 5.0 V		0.79	3.32		mA
				VDD = 3.0 V		0.79	3.32		
			fHO CO = 32 MHz, fIH = 32 MHz Note 4	VDD = 5.0 V		0.49	2.63		
				VDD = 3.0 V		0.49	2.63		
			fHO CO = 48 MHz, fIH = 24 MHz Note 4	VDD = 5.0 V		0.62	2.57		
				VDD = 3.0 V		0.62	2.57		
			fHO CO = 24 MHz, fIH = 24 MHz Note 4	VDD = 5.0 V		0.4	2.00		
				VDD = 3.0 V		0.4	2.00		
			fHO CO = 16 MHz, fIH = 16 MHz Note 4	VDD = 5.0 V		0.38	1.49		
				VDD = 3.0 V		0.38	1.49		
		LS (low-speed main) mode Note 7	fHO CO = 8 MHz, fIH = 8 MHz Note 4	VDD = 3.0 V		250	800		μA
				VDD = 2.0 V		250	800		
		LV (low-voltage main) mode Note 7	fHO CO = 4 MHz, fIH = 4 MHz Note 4	VDD = 3.0 V		420	755		μA
				VDD = 2.0 V		420	755		
		HS (high-speed main) mode Note 7	fMX = 20 MHz Note 3, VDD = 5.0 V	Square wave input		0.30	1.63		mA
				Resonator connection		0.40	1.85		
			fMX = 20 MHz Note 3, VDD = 3.0 V	Square wave input		0.30	1.63		
				Resonator connection		0.40	1.85		
			fMX = 10 MHz Note 3, VDD = 5.0 V	Square wave input		0.20	0.89		
				Resonator connection		0.25	0.97		
			fMX = 10 MHz Note 3, VDD = 3.0 V	Square wave input		0.20	0.89		
				Resonator connection		0.25	0.97		
		LS (low-speed main) mode Note 7	fMX = 8 MHz Note 3, VDD = 3.0 V	Square wave input		110	580		μA
				Resonator connection		140	630		
			fMX = 8 MHz Note 3, VDD = 2.0 V	Square wave input		110	580		
				Resonator connection		140	630		
		Subsystem clock operation	fsUB = 32.768 kHz Note 5, TA = -40°C	Square wave input		0.28	0.66		μA
				Resonator connection		0.47	0.85		
			fsUB = 32.768 kHz Note 5, TA = +25°C	Square wave input		0.34	0.66		
				Resonator connection		0.53	0.85		
			fsUB = 32.768 kHz Note 5, TA = +50°C	Square wave input		0.37	2.35		
				Resonator connection		0.56	2.54		
			fsUB = 32.768 kHz Note 5, TA = +70°C	Square wave input		0.61	4.08		
				Resonator connection		0.80	4.27		
			fsUB = 32.768 kHz Note 5, TA = +85°C	Square wave input		1.55	8.09		
				Resonator connection		1.74	8.28		
		STOP mode Note 8	TA = -40°C			0.19	0.57		μA
			TA = +25°C			0.25	0.57		
			TA = +50°C			0.33	2.26		
			TA = +70°C			0.52	3.99		
			TA = +85°C			1.46	8.00		

(Notes and Remarks are listed on the next page.)

- Note 1.** Total current flowing into V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, or V<sub>SS</sub>, EV<sub>VSS0</sub>, and EV<sub>VSS1</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2.** During HALT instruction execution by flash memory.
- Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4.** When high-speed system clock and subsystem clock are stopped.
- Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6.** Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
- |                             |   |
|-----------------------------|---|
| HS (high-speed main) mode:  | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V @ 1 MHz to 32 MHz |
|                             | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V @ 1 MHz to 16 MHz |
| LS (low-speed main) mode:   | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V @ 1 MHz to 8 MHz  |
| LV (low-voltage main) mode: | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V @ 1 MHz to 4 MHz  |
- Note 8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

**Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

**Remark 2.** f<sub>HOCO</sub>: High-speed on-chip oscillator clock frequency (64 MHz max.)

**Remark 3.** f<sub>IH</sub>: High-speed on-chip oscillator clock frequency (32 MHz max.)

**Remark 4.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remark 5.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)**(TA = -40 to +85°C, 1.6 V ≤ EV<sub>D0</sub> = EV<sub>D1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>S0</sub> = EV<sub>S1</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		reception	4.0 V ≤ EV <sub>D0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V		f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1 bps
			Theoretical value of the maximum transfer rate f <sub>MCK</sub> = f <sub>CLK</sub> Note 4		5.3		1.3		0.6 Mbps
			2.7 V ≤ EV <sub>D0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V		f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1 bps
			Theoretical value of the maximum transfer rate f <sub>MCK</sub> = f <sub>CLK</sub> Note 4		5.3		1.3		0.6 Mbps
			1.8 V ≤ EV <sub>D0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V		f <sub>MCK</sub> /6 Notes 1, 2, 3		f <sub>MCK</sub> /6 Notes 1, 2		f <sub>MCK</sub> /6 Notes 1, 2 bps
			Theoretical value of the maximum transfer rate f <sub>MCK</sub> = f <sub>CLK</sub> Note 4		5.3		1.3		0.6 Mbps

**Note 1.** Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

**Note 2.** Use it with EV<sub>D0</sub> ≥ V<sub>b</sub>.**Note 3.** The following conditions are required for low voltage interface when EV<sub>D0</sub> < V<sub>DD</sub>.2.4 V ≤ EV<sub>D0</sub> < 2.7 V: MAX. 2.6 Mbps1.8 V ≤ EV<sub>D0</sub> < 2.4 V: MAX. 1.3 Mbps**Note 4.** The maximum operating frequencies of the CPU/peripheral hardware clock (f<sub>CLK</sub>) are:HS (high-speed main) mode: 32 MHz (2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V)16 MHz (2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V)LS (low-speed main) mode: 8 MHz (1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V)LV (low-voltage main) mode: 4 MHz (1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V)**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 30- to 52-pin products)/EV<sub>D0</sub> tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.**Remark 1.** V<sub>b</sub> [V]: Communication line voltage**Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)**Remark 3.** f<sub>MCK</sub>: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

**(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)**

(TA = -40 to +85°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY1	tkCY1 ≥ 2/fCLK 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ	200		1150		1150		ns
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ	300		1150		1150	ns
SCKp high-level width	tkH1	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ	tkCY1/2 - 50		tkCY1/2 - 50		tkCY1/2 - 50		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ	tkCY1/2 - 120		tkCY1/2 - 120		tkCY1/2 - 120		ns
SCKp low-level width	tkL1	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ	tkCY1/2 - 7		tkCY1/2 - 50		tkCY1/2 - 50		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ	tkCY1/2 - 10		tkCY1/2 - 50		tkCY1/2 - 50		ns
Slp setup time (to SCKp↑) Note 1	tsIK1	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ	58		479		479		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ	121		479		479		ns
Slp hold time (from SCKp↑) Note 1	tksI1	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ	10		10		10		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ	10		10		10		ns
Delay time from SCKp↓ to SO <sub>p</sub> output Note 1	tksO1	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ		60		60		60	ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ		130		130		130	ns

(Notes, Caution, and Remarks are listed on the next page.)

**(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)**

(TA = -40 to +85°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (2/2)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to SCKp↓) Note 2	tsIK1	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ	23		110		110		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ	33		110		110		ns
Slp hold time (from SCKp↓) Note 2	tKSI1	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ	10		10		10		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ	10		10		10		ns
Delay time from SCKp↑ to SOp output Note 2	tKS01	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ		10		10		10	ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ		10		10		10	ns

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**Note 2.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 30- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

**Remark 1.** R<sub>b</sub>[Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage

**Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

**Remark 3.** fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

**Remark 4.** This value is valid only when CSI00's peripheral I/O redirect function is not used.

## 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

#### Classification of A/D converter characteristics

Input channel	Reference Voltage Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = VSS	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM
AN10 to AN14	Refer to 2.6.1 (1).	Refer to 2.6.1 (3).	Refer to 2.6.1 (4).  —
AN16 to AN20	Refer to 2.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to 2.6.1 (1).		

- (1) When reference voltage (+) = AVREFP/AN10 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/AN11 (ADREFM = 1), target pin: AN12 to AN14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V, VSS = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		8		10	bit
Overall error Note 1	AINL	10-bit resolution AVREFP = VDD Note 3	1.8 V ≤ AVREFP ≤ 5.5 V 1.6 V ≤ AVREFP ≤ 5.5 V Note 4	1.2 1.2	±3.5 ±7.0	LSB
Conversion time	tconv	10-bit resolution Target pin: AN12 to AN14	3.6 V ≤ VDD ≤ 5.5 V 2.7 V ≤ VDD ≤ 5.5 V 1.8 V ≤ VDD ≤ 5.5 V 1.6 V ≤ VDD ≤ 5.5 V	2.125 3.1875 17 57	39 39 39 95	μs
			3.6 V ≤ VDD ≤ 5.5 V 2.7 V ≤ VDD ≤ 5.5 V 1.8 V ≤ VDD ≤ 5.5 V 1.6 V ≤ VDD ≤ 5.5 V	2.375 3.5625 17	39 39 39	μs
			3.6 V ≤ VDD ≤ 5.5 V 2.7 V ≤ VDD ≤ 5.5 V 1.8 V ≤ VDD ≤ 5.5 V 1.6 V ≤ VDD ≤ 5.5 V	2.375 3.5625 17	39 39 39	μs
			3.6 V ≤ VDD ≤ 5.5 V 2.7 V ≤ VDD ≤ 5.5 V 1.8 V ≤ VDD ≤ 5.5 V 1.6 V ≤ VDD ≤ 5.5 V	2.375 3.5625 17	39 39 39	μs
	Ezs	10-bit resolution AVREFP = VDD Note 3	1.8 V ≤ AVREFP ≤ 5.5 V 1.6 V ≤ AVREFP ≤ 5.5 V Note 4		±0.25 ±0.50	%FSR
			1.8 V ≤ AVREFP ≤ 5.5 V 1.6 V ≤ AVREFP ≤ 5.5 V Note 4		±0.25 ±0.50	%FSR
	Efs	10-bit resolution AVREFP = VDD Note 3	1.8 V ≤ AVREFP ≤ 5.5 V 1.6 V ≤ AVREFP ≤ 5.5 V Note 4		±0.25 ±0.50	%FSR
			1.8 V ≤ AVREFP ≤ 5.5 V 1.6 V ≤ AVREFP ≤ 5.5 V Note 4		±0.25 ±0.50	%FSR
Integral linearity error Note 1	ILE	10-bit resolution AVREFP = VDD Note 3	1.8 V ≤ AVREFP ≤ 5.5 V 1.6 V ≤ AVREFP ≤ 5.5 V Note 4		±2.5 ±5.0	LSB
			1.8 V ≤ AVREFP ≤ 5.5 V 1.6 V ≤ AVREFP ≤ 5.5 V Note 4		±2.5 ±5.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution AVREFP = VDD Note 3	1.8 V ≤ AVREFP ≤ 5.5 V 1.6 V ≤ AVREFP ≤ 5.5 V Note 4		±1.5 ±2.0	LSB
			1.8 V ≤ AVREFP ≤ 5.5 V 1.6 V ≤ AVREFP ≤ 5.5 V Note 4		±1.5 ±2.0	LSB
Analog input voltage	VAIN	AN12 to AN14	0		AVREFP	V
		Internal reference voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)			VBGR Note 5	V
		Temperature sensor output voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)			VTMP25 Note 5	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When AVREFP < VDD, the MAX. values are as follows.

Overall error: Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

Note 4. Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).

Note 5. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

## 2.6.4 Comparator

(TA = -40 to +85°C, 1.6 V ≤ EV<sub>D00</sub> = EV<sub>D1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>S0</sub> = EV<sub>S1</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage range	I <sub>Vref</sub>			0		EV <sub>D00</sub> - 1.4	V
	I <sub>Vcmp</sub>			-0.3		EV <sub>D00</sub> + 0.3	V
Output delay	t <sub>d</sub>	V <sub>DD</sub> = 3.0 V Input slew rate > 50 mV/μs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	V <sub>TW+</sub>	Comparator high-speed mode, window mode			0.76 V <sub>DD</sub>		V
Low-electric-potential ref- erence voltage	V <sub>TW-</sub>	Comparator high-speed mode, window mode			0.24 V <sub>DD</sub>		V
Operation stabilization wait time	t <sub>CMP</sub>			100			μs
Internal reference voltage Note	V <sub>BGR</sub>	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode		1.38	1.45	1.50	V

**Note** Not usable in LS (low-speed main) mode, LV (low-voltage main) mode, sub-clock operation, or STOP mode.


## 2.6.5 POR circuit characteristics

(TA = -40 to +85°C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	V <sub>POR</sub>	Voltage threshold on V <sub>DD</sub> rising	1.47	1.51	1.55	V
	V <sub>PDR</sub>	Voltage threshold on V <sub>DD</sub> falling Note 1	1.46	1.50	1.54	V
Minimum pulse width Note 2	T <sub>PW</sub>		300			μs

**Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 2.4 AC Characteristics.

**Note 2.** Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>. This is also the minimum time required for a POR reset from when V<sub>DD</sub> exceeds below 0.7 V to when V<sub>DD</sub> exceeds V<sub>POR</sub> while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



**(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products**(TA = -40 to +105°C, 2.4 V ≤ EV<sub>VDD0</sub> = EV<sub>VDD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD1</sub>	Operating mode HS (high-speed main) mode Note 5	f <sub>HOCO</sub> = 64 MHz, f <sub>lH</sub> = 32 MHz Note 3	Basic operation	V <sub>DD</sub> = 5.0 V		2.6			mA
					V <sub>DD</sub> = 3.0 V		2.6			
			f <sub>HOCO</sub> = 32 MHz, f <sub>lH</sub> = 32 MHz Note 3	Basic operation	V <sub>DD</sub> = 5.0 V		2.3			
					V <sub>DD</sub> = 3.0 V		2.3			
		HS (high-speed main) mode Note 5	f <sub>HOCO</sub> = 64 MHz, f <sub>lH</sub> = 32 MHz Note 3	Normal operation	V <sub>DD</sub> = 5.0 V		5.4	10.9		mA
					V <sub>DD</sub> = 3.0 V		5.4	10.9		
			f <sub>HOCO</sub> = 32 MHz, f <sub>lH</sub> = 32 MHz Note 3	Normal operation	V <sub>DD</sub> = 5.0 V		5.0	10.3		
					V <sub>DD</sub> = 3.0 V		5.0	10.3		
			f <sub>HOCO</sub> = 48 MHz, f <sub>lH</sub> = 24 MHz Note 3	Normal operation	V <sub>DD</sub> = 5.0 V		4.2	8.2		
					V <sub>DD</sub> = 3.0 V		4.2	8.2		
		HS (high-speed main) mode Note 5	f <sub>HOCO</sub> = 24 MHz, f <sub>lH</sub> = 24 MHz Note 3	Normal operation	V <sub>DD</sub> = 5.0 V		4.0	7.8		mA
					V <sub>DD</sub> = 3.0 V		4.0	7.8		
			f <sub>HOCO</sub> = 16 MHz, f <sub>lH</sub> = 16 MHz Note 3	Normal operation	V <sub>DD</sub> = 5.0 V		3.0	5.6		
					V <sub>DD</sub> = 3.0 V		3.0	5.6		
			f <sub>MX</sub> = 20 MHz Note 2, V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input		3.4	6.6		mA
					Resonator connection		3.6	6.7		
		f <sub>MX</sub> = 20 MHz Note 2, V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input		3.4	6.6			
					Resonator connection		3.6	6.7		
			f <sub>MX</sub> = 10 MHz Note 2, V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input		2.1	3.9		
					Resonator connection		2.2	4.0		
		Subsystem clock operation	f <sub>MX</sub> = 10 MHz Note 2, V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input		2.1	3.9		μA
					Resonator connection		2.2	4.0		
			f <sub>SUB</sub> = 32.768 kHz Note 4 TA = -40°C	Normal operation	Square wave input		4.9	7.1		
					Resonator connection		4.9	7.1		
			f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +25°C	Normal operation	Square wave input		4.9	7.1		
					Resonator connection		4.9	7.1		
		f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +50°C	f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +50°C	Normal operation	Square wave input		5.1	8.8		μA
					Resonator connection		5.1	8.8		
			f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +70°C	Normal operation	Square wave input		5.5	10.5		
					Resonator connection		5.5	10.5		
		f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +85°C	f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +85°C	Normal operation	Square wave input		6.5	14.5		μA
					Resonator connection		6.5	14.5		
			f <sub>SUB</sub> = 32.768 kHz Note 4 TA = +105°C	Normal operation	Square wave input		13.0	58.0		
					Resonator connection		13.0	58.0		

(Notes and Remarks are listed on the next page.)

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>D0</sub> = EV<sub>D1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>S0</sub> = EV<sub>S1</sub> = 0 V)

(2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD2</sub> Note 2	HALT mode HS (high-speed main) mode Note 7	f <sub>HOCO</sub> = 64 MHz, f <sub>IH</sub> = 32 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.79	4.86	mA	
				V <sub>DD</sub> = 3.0 V		0.79	4.86		
		f <sub>HOCO</sub> = 32 MHz, f <sub>IH</sub> = 32 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.49	4.17			
				V <sub>DD</sub> = 3.0 V		0.49	4.17		
		f <sub>HOCO</sub> = 48 MHz, f <sub>IH</sub> = 24 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.62	3.82			
				V <sub>DD</sub> = 3.0 V		0.62	3.82		
			f <sub>HOCO</sub> = 24 MHz, f <sub>IH</sub> = 24 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.4	3.25		
				V <sub>DD</sub> = 3.0 V		0.4	3.25		
		f <sub>HOCO</sub> = 16 MHz, f <sub>IH</sub> = 16 MHz Note 4	V <sub>DD</sub> = 5.0 V		0.38	2.28	mA		
				V <sub>DD</sub> = 3.0 V		0.38	2.28		
		HS (high-speed main) mode Note 7	f <sub>MX</sub> = 20 MHz Note 3, V <sub>DD</sub> = 5.0 V	Square wave input		0.30	2.65		
				Resonator connection		0.40	2.77		
			f <sub>MX</sub> = 20 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input		0.30	2.65		
				Resonator connection		0.40	2.77		
			f <sub>MX</sub> = 10 MHz Note 3, V <sub>DD</sub> = 5.0 V	Square wave input		0.20	1.36		
				Resonator connection		0.25	1.46		
			f <sub>MX</sub> = 10 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input		0.20	1.36		
				Resonator connection		0.25	1.46		
		Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz Note 5, TA = -40°C	Square wave input		0.28	0.66	μA	
				Resonator connection		0.47	0.85		
			f <sub>SUB</sub> = 32.768 kHz Note 5, TA = +25°C	Square wave input		0.34	0.66		
				Resonator connection		0.53	0.85		
			f <sub>SUB</sub> = 32.768 kHz Note 5, TA = +50°C	Square wave input		0.37	2.35		
				Resonator connection		0.56	2.54		
			f <sub>SUB</sub> = 32.768 kHz Note 5, TA = +70°C	Square wave input		0.61	4.08		
				Resonator connection		0.80	4.27		
			f <sub>SUB</sub> = 32.768 kHz Note 5, TA = +85°C	Square wave input		1.55	8.09		
				Resonator connection		1.74	8.28		
			f <sub>SUB</sub> = 32.768 kHz Note 5, TA = +105°C	Square wave input		6.00	51.00		
				Resonator connection		6.00	51.00		
I <sub>DD3</sub> Note 6	STOP mode Note 8	TA = -40°C				0.19	0.57	μA	
		TA = +25°C				0.25	0.57		
		TA = +50°C				0.33	2.26		
		TA = +70°C				0.52	3.99		
		TA = +85°C				1.46	8.00		
		TA = +105°C				5.50	50.00		

(Notes and Remarks are listed on the next page.)

- Note 1.** Total current flowing into V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, or V<sub>SS</sub>, EV<sub>VSS0</sub>, and EV<sub>VSS1</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2.** During HALT instruction execution by flash memory.
- Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4.** When high-speed system clock and subsystem clock are stopped.
- Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6.** Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.  
HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V @ 1 MHz to 32 MHz  
2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V @ 1 MHz to 16 MHz
- Note 8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.



**Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

**Remark 2.** f<sub>HOCO</sub>: High-speed on-chip oscillator clock frequency (64 MHz max.)

**Remark 3.** f<sub>IH</sub>: High-speed on-chip oscillator clock frequency (32 MHz max.)

**Remark 4.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remark 5.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

**UART mode connection diagram (during communication at different potential)****UART mode bit width (during communication at different potential) (reference)**

**Remark 1.**  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  
 $C_b[F]$ : Communication line (TxDq) load capacitance,  $V_b[V]$ : Communication line voltage

**Remark 2.** q: UART number ( $q = 0$  to 3), g: PIM and POM number ( $g = 0, 1, 5, 14$ )

**Remark 3.** fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn)).

m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)**

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V) (3/3)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
Slp setup time (to SCKp <sub>↓</sub> ) <sup>Note</sup>	tsIK1	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	88		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	88		ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	220		ns
Slp hold time (from SCKp <sub>↓</sub> ) <sup>Note</sup>	tKSI1	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	38		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	38		ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	38		ns
Delay time from SCKp <sub>↑</sub> to SO <sub>p</sub> output <sup>Note</sup>	tKS01	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ		50	ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ		50	ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		50	ns

**Note** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 30- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

### 3.6.4 Comparator

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage range	I <sub>VREF</sub>			0		EV <sub>DD0</sub> - 1.4	V
	I <sub>VCOMP</sub>			-0.3		EV <sub>DD0</sub> + 0.3	V
Output delay	t <sub>D</sub>	V <sub>DD</sub> = 3.0 V Input slew rate > 50 mV/μs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	V <sub>TW+</sub>	Comparator high-speed mode, window mode			0.76 V <sub>DD</sub>		V
Low-electric-potential ref- erence voltage	V <sub>TW-</sub>	Comparator high-speed mode, window mode			0.24 V <sub>DD</sub>		V
Operation stabilization wait time	t <sub>CMP</sub>			100			μs
Internal reference voltage Note	V <sub>BGR</sub>	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode		1.38	1.45	1.50	V

**Note** Not usable in sub-clock operation or STOP mode.


### 3.6.5 POR circuit characteristics

(TA = -40 to +105°C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	V <sub>POR</sub>	Voltage threshold on V <sub>DD</sub> rising	1.45	1.51	1.57	V
	V <sub>PDR</sub>	Voltage threshold on V <sub>DD</sub> falling Note 1	1.44	1.50	1.56	V
Minimum pulse width Note 2	T <sub>PW</sub>		300			μs

**Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.

**Note 2.** Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>. This is also the minimum time required for a POR reset from when V<sub>DD</sub> exceeds below 0.7 V to when V<sub>DD</sub> exceeds V<sub>POR</sub> while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).




## 4. PACKAGE DRAWINGS

### 4.1 30-pin products

R5F104AAASP, R5F104ACASP, R5F104ADASP, R5F104AEASP, R5F104AFASP, R5F104AGASP  
 R5F104AADSP, R5F104ACDSP, R5F104ADDSP, R5F104AEDSP, R5F104AFDSP, R5F104AGDSP  
 R5F104AAGSP, R5F104ACGSP, R5F104ADGSP, R5F104AEGSP, R5F104AFGSP, R5F104AGGSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18




©2012 Renesas Electronics Corporation. All rights reserved.

## 4.6 48-pin products

R5F104GAAFB, R5F104GCAFB, R5F104GDAFB, R5F104GEAFB, R5F104GFAFB, R5F104GGAFB,  
 R5F104GHAFB, R5F104GJAFB  
 R5F104GADFB, R5F104GCDFB, R5F104GDDFB, R5F104GEDFB, R5F104GFDFB, R5F104GGDFB,  
 R5F104GHDFB, R5F104GJDFB  
 R5F104GAGFB, R5F104GCGFB, R5F104GDGFB, R5F104GEGFB, R5F104GFGFB, R5F104GGGFB,  
 R5F104GHGFB, R5F104GJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16



R5F104GKAFB, R5F104GLAFB  
R5F104GKGFB, R5F104GLGFB

