

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-WFLGA
Supplier Device Package	64-FLGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lcala-u0


### 1.4 Pin Identification

ANI0 to ANI14,: RxD0 to RxD3: Receive data Analog input ANI16 to ANI20 SCK00, SCK01, SCK10,: Serial clock input/output ANO0, ANO1: Analog output SCK11, SCK20, SCK21, AVREFM: A/D converter reference SCK30, SCK31 potential (- side) input SCLA0, SCLA1,: Serial clock input/output AVREFP: A/D converter reference SCL00, SCL01, SCL10, SCL11,: Serial clock output potential (+ side) input SCL20, SCL21, SCL30, EVDD0, EVDD1: SCI 31 Power supply for port EVsso, EVss1: Ground for port SDAA0, SDAA1, SDA00,: Serial data input/output EXCLK: External clock input SDA01, SDA10, SDA11, SDA20, SDA21, SDA30, (main system clock) EXCLKS: External clock input SDA31 (subsystem clock) SI00, SI01, SI10, SI11,: Serial data input INTP0 to INTP11: SI20, SI21, SI30, SI31 External interrupt input IVCMP0, IVCMP1: Comparator input SO00, SO01, SO10,: Serial data output IVREF0, IVREF1: Comparator reference input SO11, SO20, SO21, KR0 to KR7: SO30, SO31 Key return P00 to P06: Port 0 SSI00: Serial interface chip select input P10 to P17: Port 1 TI00 to TI03,: Timer input P20 to P27: Port 2 TI10 to TI13 P30, P31: Port 3 TO00 to TO03,: Timer output P40 to P47: Port 4 TO10 to TO13, TRJ00 P50 to P57: Port 5 TOOL0: Data input/output for tool P60 to P67: Port 6 TOOLRxD, TOOLTxD: Data input/output for external device P70 to P77: Port 7 TRDCLK, TRGCLKA,: Timer external input clock P80 to P87: Port 8 **TRGCLKB** P100 to P102: Port 10 TRDIOA0, TRDIOB0,: Timer input/output P110, P111: Port 11 TRDIOCO, TRDIODO, P120 to P124: Port 12 TRDIOA1, TRDIOB1, P130, P137: Port 13 TRDIOC1, TRDIOD1, P140 to P147: Port 14 TRGIOA, TRGIOB, TRJIO0 P150 to P156: Port 15 TxD0 to TxD3: Transmit data PCLBUZ0, PCLBUZ1: VCOUT0, VCOUT1: Comparator output Programmable clock output/buzzer output ADD. Power supply REGC: Vss: Ground Regulator capacitance RESET: X1, X2: Reset Crystal oscillator (main system clock) Real-time clock correction RTC1HZ: XT1. XT2: Crystal oscillator (subsystem clock)

clock

(1 Hz) output

## 1.5.7 52-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

(2/2)

			<u> </u>	<u> </u>				
		30-pin	32-pin	36-pin	40-pin			
ľ	tem	R5F104Ax (x = F, G)	R5F104Bx (x = F, G)	R5F104Cx (x = F, G)	R5F104Ex (x = F to H)			
Clock output/buzzer	output	2	2	2	2			
		(Main system clock: fMA [40-pin products] • 2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fMA • 256 Hz, 512 Hz, 1.024	6 kHz, 1.25 MHz, 2.5 MHz IN = 20 MHz operation) 6 kHz, 1.25 MHz, 2.5 MHz	z, 5 MHz, 10 MHz	:, 32.768 kHz			
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels			
D/A converter		1 channel	2 channels	1	I .			
Comparator		2 channels						
Serial interface		CSI: 1 channel/UART: 1 CSI: 1 channel/UART: 1 [36-pin, 40-pin products] CSI: 1 channel/UART (I CSI: 1 channel/UART: 1	<ul> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> </ul>					
	I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel			
Data transfer contro	ller (DTC)	30 sources		·L	31 sources			
Event link controller	(ELC)	Event input: 21 Event trigger output: 8	Event input: 21, Event trigger output: 9		Event input: 22 Event trigger output: 9			
Vectored interrupt	Internal	24	24	24	24			
sources	External	6	6	6	7			
Key interrupt		_	_	_	4			
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access						
Power-on-reset circu	uit	<ul> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)         <ul> <li>1.51 ±0.06 V (TA = -40 to +105°C)</li> </ul> </li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C)         <ul> <li>1.50 ±0.06 V (TA = -40 to +105°C)</li> </ul> </li> </ul>						
Voltage detector		1.63 V to 4.06 V (14 stag	es)					
On-chip debug func	tion	Provided						
Power supply voltag	e	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = - V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -	,					
Operating ambient to	emperature	,	T <sub>A</sub> = -40 to +85°C (A: Consumer applications, D: Industrial applications), T <sub>A</sub> = -40 to +105°C (G: Industrial applications)					

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

		40 :	(2/2)			
		48-pin	64-pin			
Item		R5F104Gx	R5F104Lx			
		(x = K, L)	(x = K, L)			
Clock output/buzzer outp	out	2	2			
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5	5 MHz, 5 MHz, 10 MHz			
		(Main system clock: fMAIN = 20 MHz operation				
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.09				
		(Subsystem clock: fsub = 32.768 kHz opera	· T			
8/10-bit resolution A/D co	onverter	10 channels	12 channels			
D/A converter		2 channels				
Comparator		2 channels				
Serial interface		[48-pin products]				
		CSI: 2 channels/UART (UART supporting LI	N-bus): 1 channel/simplified I <sup>2</sup> C: 2 channels			
		CSI: 1 channel/UART: 1 channel/simplified I	<sup>2</sup> C: 1 channel			
		CSI: 2 channels/UART: 1 channel/simplified	I <sup>2</sup> C: 2 channels			
		[64-pin products]				
		CSI: 2 channels/UART (UART supporting LI	•			
		• CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified	I <sup>2</sup> C: 2 channels			
	I <sup>2</sup> C bus	1 channel	1 channel			
Data transfer controller (I	DTC)	32 sources	33 sources			
Event link controller (ELC	C)	Event input: 22				
		Event trigger output: 9				
Vectored interrupt	Internal	24	24			
sources	External	10	13			
Key interrupt		6	8			
Reset		Reset by RESET pin				
l		Internal reset by watchdog timer				
		Internal reset by power-on-reset				
		Internal reset by voltage detector				
		Internal reset by illegal instruction execution	Note			
		Internal reset by RAM parity error				
		Internal reset by illegal-memory access				
Power-on-reset circuit		• Power-on-reset: 1.51 ±0.04 V (T <sub>A</sub> = -40	· · · · · · · · · · · · · · · · · · ·			
		1.51 $\pm 0.06$ V (TA = $-40$ • Power-down-reset: 1.50 $\pm 0.04$ V (TA = $-40$	•			
		1.50 ±0.04 V (TA = -40	•			
Voltage detector		1.63 V to 4.06 V (14 stages)				
On-chip debug function		Provided				
Power supply voltage		V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C)				
1 Ower Supply Voltage		V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)				
Operating ambient temper	erature	TA = -40 to +85°C (A: Consumer applications,	D: Industrial applications)			
	Jature	$T_A = -40 \text{ to } +35 \text{ C}$ (A. Consumer applications, $T_A = -40 \text{ to } +105 \text{°C}$ (G: Industrial applications				
		(3. madound applications	,			

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		80-pin	100-pin			
	Item	R5F104Mx	R5F104Px			
		(x = F to H, J)	(x = F  to  H, J)			
Code flash me	emory (KB)	96 to 256	96 to 256			
Data flash me	mory (KB)	8	8			
RAM (KB)		12 to 24 <sup>Note</sup>	12 to 24 Note			
Address space	e	1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main HS (high-speed main) mode: 1 to 20 MHz (V HS (high-speed main) mode: 1 to 16 MHz (V LS (low-speed main) mode: 1 to 8 MHz (VD LV (low-voltage main) mode: 1 to 4 MHz (VD	DD = 2.7 to 5.5 V), DD = 2.4 to 5.5 V), D = 1.8 to 5.5 V),			
	High-speed on-chip oscillator clock (fін)	HS (high-speed main) mode: 1 to 32 MHz (V HS (high-speed main) mode: 1 to 16 MHz (V LS (low-speed main) mode: 1 to 8 MHz (VD LV (low-voltage main) mode: 1 to 4 MHz (VD	DD = 2.4 to 5.5 V), D = 1.8 to 5.5 V),			
Subsystem clo	ock	XT1 (crystal) oscillation, external subsystem of	lock input (EXCLKS) 32.768 kHz			
Low-speed on	n-chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V				
General-purpo	ose register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
Minimum instr	ruction execution time	0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)				
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)				
		30.5 μs (Subsystem clock: fsub = 32.768 kHz operation)				
Instruction set	t	<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bit</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>				
I/O port	Total	74	92			
	CMOS I/O	64	82			
	CMOS input	5	5			
	CMOS output	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4			
Timer	16-bit timer	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)				
	Watchdog timer	1 channel				
	Real-time clock (RTC)	1 channel				
	12-bit interval timer	1 channel				
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels				
	RTC output	1 • 1 Hz (subsystem clock: fsuB = 32.768 kHz)				

Note

In the case of the 24 KB, this is about 23 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

# 2.1 Absolute Maximum Ratings

#### **Absolute Maximum Ratings**

(1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to V <sub>DD</sub> +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67,	-0.3 to EVDD0 +0.3 and -0.3 to VDD +0.3 Note 2	V
		P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147		
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	VI3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
Output voltage	Vo1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-0.3 to EVDD0 +0.3 and -0.3 to VDD +0.3 Note 2	V
	Vo2	P20 to P27, P150 to P156	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI14	-0.3 to VDD +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3	V

- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- **Note 3.** Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage

### **Absolute Maximum Ratings**

(2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	lOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	lol2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient tem-	TA	In normal c	operation mode	-40 to +85	°C
perature		In flash me	emory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

# (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Cond	ditions	HS (high-spee	d main)	LS (low-speed mode	d main)	LV (low-voltag mode	e main)	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tkcy2	4.0 V ≤ EVDD0 ≤ 5.5 V	20 MHz < fmck	8/fмск		_		_		ns
time Note 5			fмcк ≤ 20 MHz	6/fмск		6/fмск		6/fмск		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	16 MHz < fmck	8/fмск		_		_		ns
			fмcк ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		2.4 V ≤ EVDD0 ≤ 5.5 V		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
		1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		_		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/	tĸн2,	4.0 V ≤ EVDD0 ≤ 5.5 V		tkcy2/2 - 7		tkcy2/2 - 7		tkcy2/2 - 7		ns
low-level width	tKL2	2.7 V ≤ EVDD0 ≤ 5.5 V		tkcy2/2 - 8		tkcy2/2 - 8		tkcy2/2 - 8		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		tkcy2/2 - 18		tkcy2/2 - 18		tkcy2/2 - 18		ns
		1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		tkcy2/2 - 66		tkcy2/2 - 66		tkcy2/2 - 66		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		_		tkcy2/2 - 66		tkcy2/2 - 66		ns
SIp setup time	tsık2	2.7 V ≤ EVDD0 ≤ 5.5 V		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
(to SCKp↑) Note 1		1.8 V ≤ EVDD0 ≤ 5.5 V		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		1.7 V ≤ EVDD0 ≤ 5.5 V		1/fмск + 40		1/fмск + 40		1/fмск + 40		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		_		1/fмск + 40		1/fмск + 40		ns
SIp hold time	tks12	1.8 V ≤ EVDD0 ≤ 5.5 V		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
(from SCKp↑) Note 2		1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		1/fмск + 250		1/fмск + 250		1/fмск + 250		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		_		1/fмск + 250		1/fмск + 250		ns
Delay time from SCKp↓ to	tkso2	C = 30 pF Note 4	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
SOp output Note 3	SOp output Note 3		2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
			1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		2/fмcк + 100		2/fмск + 110		2/fмск + 110	ns
			1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		2/fмcк + 220		2/fмск + 220		2/fмск + 220	ns
		_	1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		_		2/fмск + 220		2/fмcк + 220	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SOp output lines.
- **Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).



### (1) I<sup>2</sup>C standard mode

### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	, ,	HS (high-speed main) mode		peed main) ode	I -	ltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
Data setup time (reception)	tsu: DAT	2.7 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	250		250		250		ns
		1.7 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	250		250		ns
Data hold time (transmission)	thd: dat	2.7 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
Note 2		1.8 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	0	3.45	0	3.45	μs
Setup time of stop condition	tsu: sto	2.7 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	4.0		4.0		4.0		μs
		1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	4.0		4.0		4.0		μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	4.0		4.0		μs
Bus-free time	tBUF	2.7 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	4.7		4.7		4.7		μs
		1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	4.7		4.7		4.7		μs
		1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	-	_	4.7		4.7		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b$  = 400 pF,  $R_b$  = 2.7  $k\Omega$ 

# 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +85°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

## 2.6.3 D/A converter characteristics

## (TA = -40 to +85°C, 1.6 V $\leq$ EVss0 = EVss1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 MΩ	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V			±2.5	LSB
		Rload = 8 MΩ	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$			3	μs
			1.6 V ≤ V <sub>DD</sub> < 2.7 V			6	μs

## 2.6.6 LVD circuit characteristics

## (1) Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Voltage	Supply voltage level	VLVD0	Rising edge	3.98	4.06	4.14	V
detection			Falling edge	3.90	3.98	4.06	V
threshold	nreshold	VLVD1	Rising edge	3.68	3.75	3.82	V
			Falling edge	3.60	3.67	3.74	V
		VLVD2	Rising edge	3.07	3.13	3.19	V
			Falling edge	3.00	3.06	3.12	V
		VLVD3	Rising edge	2.96	3.02	3.08	V
			Falling edge	2.90	2.96	3.02	V
		VLVD4	Rising edge	2.86	2.92	2.97	V
			Falling edge	2.80	2.86	2.91	V
		VLVD5	Rising edge	2.76	2.81	2.87	V
			Falling edge	2.70	2.75	2.81	V
		VLVD6	Rising edge	2.66	2.71	2.76	V
			Falling edge	2.60	2.65	2.70	V
		VLVD7	Rising edge	2.56	2.61	2.66	V
			Falling edge	2.50	2.55	2.60	V
		VLVD8	Rising edge	2.45	2.50	2.55	V
			Falling edge	2.40	2.45	2.50	V
		VLVD9	Rising edge	2.05	2.09	2.13	V
			Falling edge	2.00	2.04	2.08	V
		VLVD10	Rising edge	1.94	1.98	2.02	V
			Falling edge	1.90	1.94	1.98	V
		VLVD11	Rising edge	1.84	1.88	1.91	V
			Falling edge	1.80	1.84	1.87	V
		VLVD12	Rising edge	1.74	1.77	1.81	V
			Falling edge	1.70	1.73	1.77	V
		VLVD13	Rising edge	1.64	1.67	1.70	V
			Falling edge	1.60	1.63	1.66	V
Minimum puls	se width	tLW		300			μs
Detection del	ay time					300	μs

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.


HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ 

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$ 

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fil: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

# 3.5 Peripheral Functions Characteristics

**AC Timing Test Points** 



## 3.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	Unit
			MIN.	MAX.	
Transfer rate Note 1		2.4 V ≤ EVDD0 ≤ 5.5 V		fMCK/12 Note 2	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		2.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \le \text{EV}_{DD0} < 2.7 \text{ V: MAX. } 1.3 \text{ Mbps}$ 


Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode: 32 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)


16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### **UART** mode connection diagram (during communication at same potential)



### UART mode bit width (during communication at same potential) (reference)




Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 2. fmck: Serial array unit operation clock frequency


 $(Operation\ clock\ to\ be\ set\ by\ the\ CKSmn\ bit\ of\ serial\ mode\ register\ mn\ (SMRmn).\ m:\ Unit\ number,$ 

n: Channel number (mn = 00 to 03, 10 to 13))

# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

# (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		Unit
				MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V$	24 MHz < fmck	28/fмск		ns
			20 MHz < fмcк ≤ 24 MHz	24/fмск		ns
			8 MHz < fмcк ≤ 20 MHz	20/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcκ ≤ 4 MHz	12/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$	24 MHz < fmck	40/fмck		ns
			20 MHz < fмcк ≤ 24 MHz	32/fмск		ns
			16 MHz < fмcк ≤ 20 MHz	28/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	24/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$	24 MHz < fmck	96/fмск		ns
			20 MHz < fмcк ≤ 24 MHz	72/fмск		ns
			16 MHz < fмcκ ≤ 20 MHz	64/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	52/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	32/fмск		ns
			fмcκ ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level	tкн2, tкL2	$4.0 \text{ V} \le \text{EVdd0} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V}$		tkcy2/2 - 24		ns
width		$2.7 \text{ V} \le \text{EVdd0} < 4.0 \text{ V}, \ 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$		tkcy2/2 - 36		ns
		$2.4~V \le EV_{DD0} < 3.3~V,~1.6~V \le V_b \le 2.0~V$		tkcy2/2 - 100		ns
SIp setup time	tsık2	$4.0~\textrm{V} \leq \textrm{EVdd0} \leq 5.5~\textrm{V},~2.7~\textrm{V} \leq \textrm{V}_{\textrm{b}} \leq 4.0~\textrm{V}$		1/fмск + 40		ns
(to SCKp↑) Note 2		$2.7 \text{ V} \le \text{EV}_{DD0} < 4.0 \text{ V}, \ 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$		1/fмск + 40		ns
		$2.4~\textrm{V} \leq \textrm{EV}_\textrm{DD0} < 3.3~\textrm{V},~1.6~\textrm{V} \leq \textrm{V}_\textrm{b} \leq 2.0~\textrm{V}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 3	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 4	Cb = 30 pF, F 2.7 V ≤ EVoc Cb = 30 pF, F 2.4 V ≤ EVoc	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2.$ C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	$7~V \leq V_b \leq 4.0~V,$		2/fмск + 240	ns
		$ 2.7 \text{ V} \leq \text{EVdd0} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V}, \\ \text{Cb} = 30 \text{ pF}, \ \text{Rb} = 2.7 \text{ k}\Omega $			2/fмск + 428	ns
		$2.4 \text{ V} \le \text{EVddo} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V},$ $C_b = 30 \text{ pF}, \text{ Rv} = 5.5 \text{ k}\Omega$			2/fмск + 1146	ns

(Notes, Caution, and Remarks are listed on the next page.)


## 4.6 48-pin products

R5F104GAAFB, R5F104GCAFB, R5F104GDAFB, R5F104GEAFB, R5F104GFAFB, R5F104GAFB, R5F104GHAFB, R5F104GJAFB

R5F104GADFB, R5F104GCDFB, R5F104GDDFB, R5F104GEDFB, R5F104GFDFB, R5F104GDFB, R5F104GHDFB, R5F104GJDFB


R5F104GAGFB, R5F104GCGFB, R5F104GDGFB, R5F104GEGFB, R5F104GFGFB, R5F104GHGFB, R5F104GJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16	




R5F104MFAFA, R5F104MGAFA, R5F104MHAFA, R5F104MJAFA R5F104MFDFA, R5F104MGDFA, R5F104MHDFA, R5F104MJDFA R5F104MFGFA, R5F104MGGFA, R5F104MHGFA, R5F104MJGFA R5F104MKAFA, R5F104MLAFA R5F104MKGFA, R5F104MLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69	



y S



detail of lead end

Referance	Dimension in Millimeters				
Symbol	Min	Nom	Max		
D	13.80	14.00	14.20		
Е	13.80	14.00	14.20		
HD	17.00	17.20	17.40		
HE	17.00	17.20	17.40		
Α			1.70		
A1	0.05	0.125	0.20		
A2	1.35	1.40	1.45		
A3		0.25			
bp	0.26	0.32	0.38		
С	0.10	0.145	0.20		
L		0.80			
Lp	0.736	0.886	1.036		
L1	1.40	1.60	1.80		
θ	0°	3°	8°		
е		0.65			
х			0.13		
у	_		0.10		
ZD	_	0.825			
ZE		0.825			

© 2012 Renesas Electronics Corporation. All rights reserved.

REVISION	LICTODY
KEVISION	HISTORT

# RL78/G14 Datasheet

		Description
Rev. Date -		Summary
Oct 25, 2013	112 to 169	Addition of CHAPTER 3 ELECTRICAL SPECIFICATIONS
171 to 187		Modification of 4.1 30-pin products to 4.10 100-pin products
.00 Feb 07, 2014 All		Addition of products with maximum 512 KB flash ROM and 48 KB RAM
	1	Modification of 1.1 Features
	2	Modification of ROM, RAM capacities and addition of note 3
	3	Modification of Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14
	6 to 8	Addition of part number
	15, 16	Modification of 1.3.6 48-pin products
	17	Modification of 1.3.7 52-pin products
	18, 19	Modification of 1.3.8 64-pin products
	20	Modification of 1.3.9 80-pin products
	21, 22	Modification of 1.3.10 100-pin products
	35, 37, 39, 41, 43, 45, 47	Modification of operating ambient temperature in 1.6 Outline of Functions
	42, 43	Addition of table of 48-pin, 52-pin, 64-pin products (code flash memory 384 KB to 512 KB)
	46, 47	Addition of table of 80-pin, 100-pin products (code flash memory 384 KB to 512 KB)
	65 to 68	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products
	118	Modification of 2.7 Data Memory Retention Characteristics
	137 to 140	Addition of (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products
	180	Modification of 3.7 Data Memory Retention Characteristics
	189, 190	Addition and modification of 4.6 48-pin products
	191	Modification of 4.7 52-pin products
	193 to 195	Addition and modification of 4.8 64-pin products
	198, 199	Addition and modification of 4.9 80-pin products
	201, 202	Addition and modification of 4.10 100-pin products
Jan 05, 2015	p.2	Deletion of R5F104JK and R5F104JL from the list of ROM and RAM capacities and modification of note
	p.6	Deletion of ordering part numbers of R5F104JK and R5F104JL from 52-pin plastic LQFP package in 1.2 Ordering Information
	p.6 to 8	Deletion of note 2 in 1.2 Ordering Information
	p.17	Deletion of note 2 in 1.3.7 52-pin products
	p.36, 39, 42, 45, 48, 50, 52	Modification of description in 1.6 Outline of Functions
	p.46, 48	Deletion of description of 52-pin in 1.6 Outline of Functions
	p.47	Modification of note of 1.6 Outline of Functions
	p.62, 64, 66, 68, 70, 72	Modification of specifications in 2.3.2 Supply current characteristics
	Feb 07, 2014	Oct 25, 2013 112 to 169 171 to 187  Feb 07, 2014 All 1 2 3 6 to 8 15, 16 17 18, 19 20 21, 22 35, 37, 39, 41, 43, 45, 47 42, 43 46, 47 65 to 68 118 137 to 140 180 189, 190 191 193 to 195 198, 199 201, 202  Jan 05, 2015 p.2 p.6 p.6 to 8 p.17 p.36, 39, 42, 45, 48, 50, 52 p.46, 48 p.47 p.62, 64, 66, 68, 70,

#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.